

# How to build a LoRa® application with STM32CubeWL

#### Introduction

This application note guides the user through all the steps required to build specific LoRa® applications based on STM32WL Series microcontrollers.

LoRa<sup>®</sup> is a type of wireless telecommunication network designed to allow long-range communications at a very-low bitrate and to enable long-life battery-operated sensors. LoRaWAN<sup>®</sup> defines the communication and security protocol that ensures the interoperability with the LoRa<sup>®</sup> network.

The firmware in the STM32CubeWL MCU Package is compliant with the LoRa Alliance® specification protocol named LoRaWAN® and has the following main features:

- · Application integration ready
- Easy add-on of the low-power LoRa<sup>®</sup> solution
- · Extremely low CPU load
- · No latency requirements
- · Small STM32 memory footprint
- Low-power timing services

The firmware of the STM32CubeWL MCU Package is based on the STM32Cube HAL drivers.

This document provides customer application examples on the STM32WL Nucleo boards NUCLEO\_WL55JC (order codes NUCLEO-WL55JC1 for high-frequency band and NUCLEO-WL55JC2 for low-frequency band).

To fully benefit from the information in this application note and to create an application, the user must be familiar with the STM32 microcontrollers, the LoRa<sup>®</sup> technology, and understand system services such as low-power management and task sequencing.





# 1 General information

The STM32CubeWL runs on STM32WL Series microcontrollers based on the Arm® Cortex®-M processor.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

Table 1. Acronyms and terms

Acronym	Definition
ABP	Activation by personalization
ADR	Adaptive data rate
BSP	Board support package
HAL	Hardware abstraction layer
IPCC	Inter-processor communication controller
IRQ	Interrupt request
LoRa	Long range radio technology
LoRaWAN	LoRa wide-area network
LPWAN	Low-power wide-area network
MAC	Media access control
MCPS	MAC common part sublayer
MIB	MAC information base
MLME	MAC sublayer management entity
MSC	Message sequence chart
OTAA	Over-the-air activation
PER	Packet error rate
PRBS mode	Pseudo-random binary sequence
SWD	Serial-wire debug
<target></target>	STM32WL Nucleo boards (NUCLEO-WL55JC)

#### **Reference documents**

[1]	LoRaWAN 1.0.3 Specification by LoRa Alliance Specification Protocol– 2018, January
[2]	Application note LoRaWAN AT commands for STM32CubeWL (AN5481)
[3]	User manual Description of STM32WL HAL and low-layer drivers (UM2642)
[4]	IEEE Std 802.15.4TM - 2011. Low-Rate Wireless Personal Area Networks (LR-WPANs)
[5]	Application note GFSK long packet with STM32CubeWL (AN5687)
[6]	Application note Integration guide of SBSFU on STM32CubeWL (AN5544)
[7]	Application note How to secure LoRaWAN and Sigfox with STM32CubeWL (AN5682)

# LoRa standard

Refer to document [1] for more details on LoRa and LoRaWAN recommendations.

AN5406 - Rev 5 page 2/72



# 2 STM32CubeWL architecture

### 2.1 STM32CubeWL overview

The firmware of the STM32CubeWL MCU Package includes the following resources (see Figure 1):

- Board support package: STM32WLxx\_Nucleo drivers
- STM32WLxx\_HAL\_Driver
- Middleware:
  - LoRaWAN containing:
    - LoRaWAN layer
    - LoRa utilities
    - LoRa software crypto engine
    - LoRa state machine
  - SubGHz\_Phy layer middleware containing the radio and radio\_driver interfaces
- LoRaWAN applications:
  - LoRaWAN\_AT\_Slave (SingleCore and DualCore)
  - LoRaWAN\_End\_Node (SingleCore, DualCore and DualCore with FreeRTOS)
- SubGHz\_Phy application:
  - SubGHz\_Phy\_PingPong (SingleCore and DualCore)
  - SubGHz\_Phy\_Per (SingleCore)

In addition, this application provides an efficient system integration with the following:


- · a sequencer to execute the tasks in background and to enter low-power mode when there is no activity
- a timer server to provide virtual timers running on RTC (in Stop and Standby modes) to the application

For more details refer to Section 7 Utilities description.

AN5406 - Rev 5 page 3/72



Figure 1. Project file structure



AN5406 - Rev 5 page 4/72



#### 2.2 Static LoRa architecture

The figure below describes the main design of the firmware for the LoRa application.




Figure 2. Static LoRa architecture

The HAL uses STM32Cube APIs to drive the MCU hardware required by the application. Only specific hardware is included in the LoRa middleware as it is mandatory to run a LoRa application.

The RTC provides a centralized time unit that continues to run even in low-power mode (Stop 2 mode). The RTC alarm is used to wake up the system at specific timings managed by the timer server.

The SubGHz\_Phy middleware uses the HAL SubGHz to control the radio (see the above figure). For more details, refer to Section 5

The MAC controls the SubGHz\_Phy using the 802.15.4 model. The MAC interfaces with the SubGHz\_Phy driver and uses the timer server to add or remove timed tasks.

Since the state machine that controls the LoRa Class A is sensitive, an intermediate level of software is inserted (LmHandler.c) between the MAC and the application (refer to LoRaMAC driver in the above figure). With a limited set of APIs, the user is free to implement the Class A state machine at application level. For more details, refer to Section 6.

The application, built around an infinite loop, manages the low-power mode, runs the interrupt handlers (alarm or GPIO) and calls the LoRa Class A if any task must be done.

AN5406 - Rev 5 page 5/72



# 2.3 Dynamic view

The MSC (message sequence chart) shown in the figure below depicts a Class A device transmitting an application data and receiving application data from the server.




Figure 3. Class A Tx and Rx processing MSC

Once the radio has completed the application data transmission, an asynchronous RadioIRQ wakes up the system. The RadioIsr here calls txDone in the handler mode.

All Radiolsr and MAC timer call a LoramacProcessNotify callback to request the application layer to update the LoramaC state and to do further processing when needed.

For instance, at the end of the reception, rxDone is called in the ISR (handler), but all the Rx packet processing including decryption must not be processed in the ISR. This case is an example of call sequence. If no data is received into the Rx1 window, then another Rx2 window is launched..

AN5406 - Rev 5 page 6/72



## 3 SubGHz HAL driver

This section focuses on the SubGHz HAL (other HAL functions such as timers or GPIO are not detailed).

The SubGHz HAL is directly on top of the sub-GHz radio peripheral (see Figure 2. Static LoRa architecture).

The SubGHz HAL driver is based on a simple one-shot command-oriented architecture (no complete processes). Therefore, no LL driver is defined.

This SubGHz HAL driver is composed the following main parts:

- Handle, initialization and configuration data structures
- Initialization APIs
- · Configuration and control APIs
- MSP and event callbacks
- Bus I/O operation based on the SUBGHZ\_SPI (Intrinsic services)

As the HAL APIs are mainly based on the bus services to send commands in one-shot operations, no functional state machine is used except the RESET/READY HAL states.

#### 3.1 SubGHz resources

The following HAL SubGHz APIs are called at the initialization of the radio:

- Declare a SUBGHZ HandleTypeDef handle structure.
- Initialize the sub-GHz radio peripheral by calling the HAL SUBGHZ Init(&hUserSubghz) API.
- Initialize the SubGHz low-level resources by implementing the HAL SUBGHZ MspInit() API:
  - PWR configuration: Enable wakeup signal of the sub-GHz radio peripheral.
  - NVIC configuration:
    - Enable the NVIC radio IRQ interrupts.
    - Configure the sub-GHz radio interrupt priority.

The following HAL radio interrupt is called in the stm32wlxx it.c file:

• HAL SUBGHZ IRQHandler in the SUBGHZ Radio IRQHandler.

### 3.2 SubGHz data transfers

The Set command operation is performed in polling mode with the HAL SUBGHZ ExecSetCmd(); API.

The Get Status operation is performed using polling mode with the HAL SUBGHZ ExecGetCmd(); API.

The read/write register accesses are performed in polling mode with following APIs:

- HAL SUBGHZ WriteRegister();
- HAL\_SUBGHZ\_ReadRegister();
- HAL SUBGHZ WriteRegisters();
- HAL SUBGHZ ReadRegisters();
- HAL SUBGHZ WriteBuffer();
- HAL\_SUBGHZ\_ReadBuffer();

AN5406 - Rev 5 page 7/72



## 4 BSP STM32WL Nucleo boards

This BSP driver provides a set of functions to manage radio RF services, such as RF switch settings and control, TCXO settings, and DCDC settings.

Note:

The radio middleware (SubGHz\_Phy) interfaces the radio BSP via radio\_board\_if.c/h interface file. When a custom user board is used, it is recommended to perform one of the following:

- First option
  - Copy the BSP/STM32WLxx Nucleo/ directory.
  - Rename and update the user BSP APIs with:
    - user RF switch configuration and control (such as pin control or number of port)
    - user TCXO configuration
    - user DC/DC configuration
  - replace in the IDE project the STM32WLxx\_Nucleo BSP files by the user BSP files.
- Second option
  - Disable USE\_BSP\_DRIVER in Core/Inc/platform.h and implement the BSP functions directly into radio board if.c.

# 4.1 Frequency band

Two types of Nucleo board are available on the STM32WL Series:

- NUCLEO-WL55JC1: high-frequency-band, tuned for frequency between 865 MHz and 930 MHz
- NUCLEO-WL55JC2: low-frequency-band, tuned for frequency between 470 MHz and 520 MHz

If the user tries to run a firmware compiled at 868 MHz on a low-frequency-band board, very poor RF performances are expected.

The firmware does not check the band of the board on which it runs.

## 4.2 RF switch

The STM32WL Nucleo board embeds an RF 3-port switch (SP3T) to address, with the same board, the following modes:

- · high-power transmission
- low-power transmission
- reception

Table 2. BSP radio switch

Function	Description
int32_t BSP_RADIO_Init(void)	Initializes the RF switch.
BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)	Configures the RF switch.
int32_t BSP_RADIO_DeInit (void)	De-initializes the RF switch.
int32_t BSP_RADIO_GetTxConfig(void)	Returns the board configuration: high power, low power or both.

AN5406 - Rev 5 page 8/72



The RF states versus the switch configuration are given in the table below.

Table 3. RF states versus switch configuration

RF state	FE_CTRL1	FE_CTRL2	FE_CTRL3
High-power transmission	Low	High	High
Low-power transmission	High	High	High
Reception	High	Low	High

# 4.3 RF wakeup time

The sub-GHz radio wakeup time is recovered with the following API.

Table 4. BSP radio wakeup time

Function	Description
uint32_t BSP_RADIO_GetWakeUpTime(void)	Returns RF_WAKEUP_TIME value.

The user must start the TCXO by setting the command RADIO\_SET\_TCXOMODE with a timeout depending of the application.

The timeout value can be updated in radio conf.h. Default template value is the following:

#define RF WAKEUP TIME 1U

#### 4.4 TCXO

Various oscillator types can be mounted on the user application. On the STM32WL Nucleo boards, a TCXO (temperature compensated crystal oscillator) is used to achieve a better frequency accuracy.

Table 5. BSP radio TCXO

Function	Description
uint32_t BSP_RADIO_IsTCXO (void)	Returns IS_TCXO_SUPPORTED value.

The TCXO mode is defined by the STM32WL Nucleo BSP by selecting USE BSP DRIVER

in Core/Inc/platform.h.

If the user wants to update this value (no NUCLEO board compliant), or if the BSP is not present, the TXCO mode can be updated in radio\_board\_if.h. Default template value is the following:

#define IS\_TCXO\_SUPPORTED 1U

### 4.5 Power regulation

Depending on the user application, a LDO or an SMPS (also named DCDC) is used for power regulation. An SMPS is used on the STM32WL Nucleo boards.

Table 6. BSP radio SMPS

Function	Description
uint32_t BSP_RADIO_IsDCDC (void)	Returns IS_DCDC_SUPPORTED value.

AN5406 - Rev 5 page 9/72



The DCDC mode is defined by the STM32WL Nucleo BSP by selecting <code>USE\_BSP\_DRIVER</code> in <code>Core/Inc/platform.h</code>.

If the user wants to update this value (no NUCLEO board compliant), or if the BSP is not present, the DCDC mode can be updated in radio board if.h. Default template value is defined below:

```
#define IS_DCDC_SUPPORTED
1U
```

The SMPS on the board can be disabled by setting IS DCDC SUPPORTED = 0.

# 4.6 STM32WL Nucleo board schematic

The figure below details the STM32WL Nucleo board (MB1389 reference board) schematic, highlighting some useful signals:

- control switches on PC4, PC5 and PC3
- TCXO control voltage pin on PB0
- debug lines on PB12, PB13 and PB14
- system clock on PA8
- SCK on PA5
- MISO on PA6
- MOSI on PA7




Figure 4. NUCLEO-WL55JC schematic

AN5406 - Rev 5 page 10/72



# 5 SubGHz\_Phy layer middleware description

The radio abstraction layer is composed of two layers:

- high-level layer (radio.c)
   It provides a high-level radio interface to the stack middleware. It also maintains radio states, processes interrupts and manages timeouts. It records callbacks and calls them when radio events occur.
- low-level radio drivers
   It is an abstraction layer to the RF interface. This layer knows about the register name and structure, as well as detailed sequence. It is not aware about hardware interface.

The SubGHz\_Phy layer middleware contains the radio abstraction layer that interfaces directly on top of the hardware interface provided by BSP (refer Section 4).

The SubGHz\_Phy middleware directory is divided in two parts:

- radio.c: contains a set of all radio generic callbacks, calling radio\_driver functions. This set of APIs is meant to be generic and identical for all radios.
- radio driver.c: low-level radio drivers

radio\_conf.h contains radio application configuration like RF\_WAKEUP\_TIME, DCDC dynamic settings, XTAL\_FREQ.

AN5406 - Rev 5 page 11/72



# 5.1 Middleware radio driver structure

A radio generic structure ( $struct\ Radio\_s\ Radio\ \{\}$ ;) is defined to register all the callbacks, with the fields detailed in the table below.

Table 7. Radio\_s structure callbacks

Callback	Description	
radio_conf.h	TCXO_WAKE_UP_TIME XTAL freq	
RadioInit	Initializes the radio.	
RadioGetStatus	Returns the current radio status.	
RadioSetModem	Configures the radio with the given modem.	
RadioSetChannel	Sets the channel frequency.	
RadioIsChannelFree	Checks if the channel is free for the given time.	
RadioRandom	Generates a 32-bit random value based on the RSSI readings.	
RadioSetRxConfig	Sets the reception parameters.	
RadioSetTxConfig	Sets the transmission parameters.	
RadioCheckRfFrequenc	Checks if the given RF frequency is supported by the hardware.	
RadioTimeOnAir	Computes the packet time on air (in ms), for the given payload.	
RadioSend	Prepares the packet to be sent and starts the radio in transmission.	
RadioSleep	Sets the radio in Sleep mode.	
RadioStandby	Sets the radio in Standby mode.	
RadioRx	Sets the radio in reception mode for the given time.	
RadioStartCad	Starts a CAD (channel activity detection).	
RadioSetTxContinuousWave	Sets the radio in continuous-wave transmission mode.	
RadioRssi	Reads the current RSSI value.	
RadioWrite	Writes the radio register at the specified address.	
RadioRead	Reads the radio register at the specified address.	
RadioSetMaxPayloadLength	Sets the maximum payload length.	
RadioSetPublicNetwork	Sets the network to public or private, and updates the sync byte.	
RadioGetWakeUpTime	Gets the time required for the radio to exit Sleep mode.	
RadioIrqProcess	Processes radio IRQ.	
RadioRxBoosted	Sets the radio in reception mode with max LNA gain for the given time.	
RadioSetRxDutyCycle	Sets the Rx duty-cycle management parameters.	
RadioTxPrbs	Sets the transmitter in continuous PRBS mode.	
RadioTxCw	Sets the transmitter in continuous unmodulated carrier mode.	

AN5406 - Rev 5 page 12/72



# 5.2 Radio IRQ interrupts

The possible sub-GHz radio interrupt sources are detailed in the table below.

Table 8. Radio IRQ bit mapping and definition

Bit	Source	Description	Packet type	Operation
0	txDone	Packet transmission finished		Tx
1	rxDone	Packet reception finished	LoRa and GFSK	
2	PreambleDetected	Preamble detected		
3	SyncDetected	Synchronization word valid	GFSK	
4	HeaderValid	Header valid	LoRa	Rx
5	HeaderErr	Header error	LUNA	
6	Err	Preamble, sync word, address, CRC or length error	GFSK	
	CrcErr	CRC error		
7	CadDone	Channel activity detection finished	LoRa	CAD
8	CadDetected	Channel activity detected		CAD
9	Timeout	Rx or Tx timeout	LoRa and GFSK	Rx and Tx

For more details, refer to the product reference manual.

AN5406 - Rev 5 page 13/72



# 6 LoRaWAN middleware description

The LoRa stack middleware is split into the following modules:

- LoRaMAC layer module (in Middlewares \Third Party \LoRaWAN \Mac)
- LoRa utilities module (in Middlewares\Third Party\LoRaWAN\Utilities)
- LoRa crypto module (in Middlewares\Third Party\LoRaWAN\Crypto)
- LoRa LmHandler module (in Middlewares\Third Party\LoRaWAN\LmHandler)

#### 6.1 LoRaWAN middleware features

- Compliant with the specification for the LoRa Alliance protocol, named LoRaWAN
- On-board LoRaWAN Class A, Class B and Class C protocol stack
- EU 868 MHz ISM band ETSI compliant
- EU 433 MHz ISM band ETSI compliant
- · US 915 MHz ISM band FCC compliant
- KR 920 MHz ISM band defined by Korean government
- RU 864 MHz ISM band defined by Russian regulation
- CN 779 MHz and CN470Mhz ISM band defined by Chinese government
- AS 923 MHz ISM band defined by Asian governments
- · AU 915 MHz ISM band defined by Australian government
- IN 865 MHz ISM band defined by Indian government
- End-device activation either through OTAA or through activation-by-personalization (ABP)
- Adaptive data-rate support
- LoRaWAN test application for certification tests included
- · Low-power optimized

#### 6.2 LoRaWAN middleware initialization

The initialization of the LoRaMAC layer is done through the LoRaMacInitialization API, that initializes both the preamble run time of the LoRaMAC layer and the callback primitives of the MCPS and MLME services (see the table below).

Table 9. LoRaWAN middleware initialization

Function	Description
LoRaMacStatus_t LoRaMacInitialization	
(LoRAMacPrimitives_t *primitives,	Initializes the LoRaMAC layer module
LoRaMacCallback_t *callback,	(see Section 6.4 Middleware MAC layer callbacks)
LoRaMacRegion_t region)	

## 6.3 Middleware MAC layer APIs

The provided APIs follow the definition of "primitive" defined in IEEE802.15.4-2011 (see document [4]).

The interfacing with the LoRaMAC is made through the request-confirm and the indication-response architecture. The application layer can perform a request that the LoRaMAC layer confirms with a confirm primitive. Conversely, the LoRaMAC layer notifies an application layer with the indication primitive in case of any event.

The application layer may respond to an indication with the response primitive. Therefore, all the confirm or indication are implemented using callbacks.

AN5406 - Rev 5 page 14/72



The LoRaMAC layer provides the following services:

MCPS services

In general, the LoRaMAC layer uses the MCPS services for data transmissions and data receptions.

Table 10. MCPS services

Function	Description
LoRaMacStatus_t LoRaMacMcpsRequest (McpsReq_t* mcpsRequest, bool allowDelayedTx)	Requests to send Tx data.

# MLME services

The LoRaMAC layer uses the MLME services to manage the LoRaWAN network.

Table 11. MMLE services

Function	Description
LoRaMacStatus_t LoRaMacMlmeRequest (MlmeReq_t *mlmeRequest )	Generates a join request or requests for a link check.

#### MIB services

The MIB stores important runtime information (such as MIB\_NETWORK\_ACTIVATION or MIB\_NET\_ID) and holds the configuration of the LoRaMAC layer (for example the MIB\_ADR, MIB\_APP\_KEY).

Table 12. MIB services

Function	Description
LoRaMacStatus_t LoRaMacMibSetRequestConfirm (MibRequestConfirm_t *mibSet)	Sets attributes of the LoRaMAC layer.
LoRaMacStatus_t LoRaMacMibGetRequestConfirm (MibRequestConfirm_t *mibGet )	Gets attributes of the LoRaMAC layer.

AN5406 - Rev 5 page 15/72



# 6.4 Middleware MAC layer callbacks

The LoRaMAC user event functions primitives (also named callbacks) to be implemented by the application are the following:

MCPS

**Table 13. MCPS primitives** 

Function	Description
<pre>void (*MacMcpsConfirm ) (McpsConfirm_t *McpsConfirm)</pre>	Response to a McpsRequest
Void (*MacMcpsIndication) (McpsIndication_t *McpsIndication)	Notifies the application that a received packet is available.

MLME

**Table 14. MLME primitive** 

Function	Description
<pre>void ( *MacMlmeConfirm ) ( MlmeConfirm_t *MlmeConfirm )</pre>	Manages the LoRaWAN network.

MIB

No available functions.

# 6.5 Middleware MAC layer timers

Delay Rx window

Table 15. Delay Rx window

Function	Description
void OnRxWindowlTimerEvent (void)	Sets the RxDelay1 (ReceiveDelayX - RADIO_WAKEUP_TIME).
void OnRxWindow2TimerEvent (void)	Sets the RxDelay2.

Delay for Tx frame transmission

Table 16. Delay for Tx frame transmission

Function	Description
<pre>void OnTxDelayedTimerEvent (void)</pre>	Sets the timer for Tx frame transmission.

AN5406 - Rev 5 page 16/72



### Delay for Rx frame

Table 17. Delay for Rx frame

Function	Description
void OnAckTimeoutTimerEvent (void)	Sets timeout for received frame acknowledgment.

# 6.6 Middleware LmHandler application function

The interface to the MAC is done through the MAC interface LoRaMac.h file, in one of the following modes:

Standard mode

An interface file (LoRaMAC driver, see Figure 2 ) is provided to let the user start without worrying about the LoRa state machine. This file is located in

 ${\tt Middlewares \backslash Third\_Party \backslash LoRaWAN \backslash LmHandler \backslash LmHandler.c} \ {\tt and implements}:$ 

- a set of APIs to access to the LoRaMAC services
- the LoRa certification test cases that are not visible to the application layer
- Advanced mode

The user accesses directly the MAC layer by including the MAC in the user file.

AN5406 - Rev 5 page 17/72



#### 6.6.1 Operation model

The operation model proposed for the LoRaWAN\_End\_Node is based on 'event-driven' paradigms including 'time-driven' (see the figure below). The behavior of the LoRa system is triggered either by a timer event or by a radio event plus a guard transition.




Figure 5. Operation model

The next sections detail the LoRaWAN\_End\_Node and LoRaWAN\_AT\_Slave APIs used to access the LoRaMAC services. The corresponding interface files are located in

Middlewares\Third\_Party\LoRaWAN\LmHandler\LmHandler.c

The user must implement the application with these APIs.

An example of LoRaWAN\_End\_Node application is provided in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.c.

An example of LoRaWAN\_AT\_Slave application is provided in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN AT Slave\LoRaWAN\App\lora app.c.

AN5406 - Rev 5 page 18/72



# 6.6.2 Main application functions definition

#### Table 18. LoRa initialization

Function	Description	
LmHandlerErrorStatus_t LmHandlerInit	Initialization of the LaDa finite state associate	
(LmHandlerCallbacks_t *handlerCallbacks)	Initialization of the LoRa finite state machine	

# Table 19. LoRa configuration

Function	Description
LmHandlerErrorStatus_t LmHandlerConfigure	Configuration of all applicative parameters
(LmHandlerParams_t *handlerParams)	

## Table 20. LoRa join request entry point

	Function	Description
void LmHandlerJoin	(ActivationType_t mode)	Join request to a network either in OTAA or ABP mode.

### Table 21. LoRa stop

Function	Description
void LmHandlerStop (void)	Stops the LoRa process and waits a new configuration before a rejoin action.

#### Table 22. LoRa request class

Function	Description
LmHandlerErrorStatus LmHandlerRequestClass (DeviceClass_t newClass)	Requests the MAC layer to change LoRaWAN class.

## Table 23. Send an uplink frame

Function	Description
LmHandlerErrorStatus_t LmHandlerSend	
(LmHandlerAppData_t *appData,	Sends an uplink frame. This frame can be either
LmHandlerMsgTypes_t isTxConfirmed)	an unconfirmed empty frame or an unconfirmed/confirmed payload frame.
<pre>TimerTime_t *nextTxIn, bool allowDelayedTx)</pre>	

# 6.7 Application callbacks

Callbacks in the tables below are used for both LoRaWAN\_End\_Node and LoRaWAN\_AT\_Slave applications.

Table 24. Current battery level

Function	Description
uint8_t GetBatteryLevel (void)	Gets the battery level.

AN5406 - Rev 5 page 19/72



# **Table 25. Current temperature**

Function	Description
uint16_t GetTemperature (void)	Gets the current temperature (in °C) of the device in q7.8 format.

### Table 26. Board unique ID

Function	Description
<pre>void GetUniqueId (uint8_t *id)</pre>	Gets the board 64-bit unique ID.

#### Table 27. Device address

Function	Description
uint32 GetDevAddr (void)	Gets the board 32-bit unique ID (LSB).

# Table 28. LmHandler process

Function	Description
void OnMacProcess (void)	Calls LmHandler Process when a Radio IRQ is received.

# Table 29. NVM Data changed

Function	Description
void OnNvmDataChange	Notifies the upper layer that the NVM
(LmHandlerNvmContextStates_t state, uint16_t size)	context has changed.

# Table 30. Network parameters changed

Function	Description
void OnNetworkParametersChange	Notifies the upper layer that network parameters have been
( CommissioningParams_t *params )	set.

### Table 31. Join status

Function	Description
void OnJoinRequest	Notified the companion at the transfer of the companion of
(LmHandlerJoinParams_t *params)	Notifies the upper layer that a network has been joined.

### Table 32. Tx frame done

Function	Description
<pre>void OnTxData (LmHandlerTxParams_t *params)</pre>	Notifies the upper layer that a frame has been transmitted

AN5406 - Rev 5 page 20/72



# Table 33. Rx frame received

Function	Description
<pre>void OnRxData ( LmHandlerAppData_t *appData,</pre>	Notifies the upper layer that an applicative frame has
LmHandlerRxParams_t *params)	been received.

# Table 34. Class updated

Function	Description
<pre>void OnClassChange ( DeviceClass_t deviceClass )</pre>	Confirms the LoRaWAN device class change.

# Table 35. Beacon status changed

Function	Description
void OnBeaconStatusChange	Nights a the consequence of the
( LmHandlerBeaconParams_t *params )	Notifies the upper layer that the beacon status has changed.

# Table 36. System time updated

Function	Description
<pre>void OnSysTimeUpdate ( void )</pre>	Notifies the upper layer that the system time has been updated.

AN5406 - Rev 5 page 21/72



# 6.8 Extended application functions

These callbacks are used for both LoRaWAN\_End-Node and LoRaWAN\_AT-Slave applications.

Table 37. Getter/setter functions

Function	Description
LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass)	Gets the current LoRaWAN class.
LmHandlerErrorStatus_t LmHandlerGetDevEUI( uint8_t *devEUI)	Gets the LoRaWAN device EUI.
LmHandlerErrorStatus_t LmHandlerSetDevEUI( uint8_t *devEUI)	Sets the LoRaWAN device EUI (if OTAA).
LmHandlerErrorStatus_t LmHandlerGetAppEUI( uint8_t *appEUI)	Gets the LoRaWAN App EUI.
LmHandlerErrorStatus_t LmHandlerSetAppEUI( uint8_t *appEUI)	Sets the LoRaWAN App EUI.
LmHandlerErrorStatus_t LmHandlerGetNetworkID( uint32_t *networkId)	Gets the LoRaWAN Network ID.
LmHandlerErrorStatus_t LmHandlerSetNetworkID uint32_t networkId)	Sets the LoRaWAN Network ID.
LmHandlerErrorStatus_t LmHandlerGetDevAddr( uint32_t *devAddr)	Gets the LoRaWAN device address.
LmHandlerErrorStatus_t LmHandlerSetDevAddr( uint32_t devAddr)	Sets the LoRaWAN device address (if ABP).
LmHandlerErrorStatus_t LmHandlerGetAppKey( uint8_t *appKey)	Gets the LoRaWAN Application Root Key.
LmHandlerErrorStatus_t LmHandlerSetAppKey( uint8_t *appKey)	Sets the LoRaWAN Application Root Key.
LmHandlerErrorStatus_t LmHandlerGetNwkKey( uint8_t *nwkKey)	Gets the LoRaWAN Network Root Key.
LmHandlerErrorStatus_t LmHandlerSetNwkKey( uint8_t *nwkKey)	Sets the LoRaWAN Network Root Key.
LmHandlerErrorStatus_t LmHandlerGetNwkSKey( uint8_t *nwkSKey)	Gets the LoRaWAN Network Session Key.
LmHandlerErrorStatus_t LmHandlerSetNwkSKey( uint8_t *nwkSKey)	Sets the LoRaWAN Network Session Key.
LmHandlerErrorStatus_t LmHandlerGetAppSKey( uint8_t *appSKey)	Gets the LoRaWAN Application Session Key.
LmHandlerErrorStatus_t LmHandlerSetAppSKey( uint8_t *appSKey)	Sets the LoRaWAN Application Session Key.
LmHandlerErrorStatus_t LmHandlerGetActiveRegion( LoRaMacRegion_t *region)	Gets the active region.
LmHandlerErrorStatus_t LmHandlerSetActiveRegion( LoRaMacRegion_t region)	Sets the active region.
LmHandlerErrorStatus_t LmHandlerGetAdrEnable( bool *adrEnable)	Gets the adaptive data rate state.
LmHandlerErrorStatus_t LmHandlerSetAdrEnable( bool adrEnable)	Sets the adaptive data rate state.
LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate)	Gets the current Tx data rate.
LmHandlerErrorStatus_t LmHandlerSetTxDatarate( int8_t txDatarate)	Sets the Tx data rate (if adaptive DR disabled).

AN5406 - Rev 5 page 22/72



Function	Description
LmHandlerErrorStatus_t LmHandlerGetDutyCycleEnable	Gets the current Tx duty
<pre>( bool *dutyCycleEnable)</pre>	cycle state.
LmHandlerErrorStatus_t LmHandlerSetDutyCycleEnable	Sets the Tx duty cycle
( bool dutyCycleEnable)	state.
LmHandlerErrorStatus_t LmHandlerGetRX2Params	Gets the current Rx2 data
( RxChannelParams_t *rxParams)	rate and frequency conf.
LmHandlerErrorStatus_t LmHandlerSetRX2Params	Sets the Rx2 data rate and
( RxChannelParams_t *rxParams)	frequency conf.
LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower)	Gets the current Tx power value.
<pre>LmHandlerErrorStatus_t LmHandlerSetTxPower( int8_t txPower)</pre>	Sets the Tx power value.
LmHandlerErrorStatus_t LmHandlerGetRx1Delay( uint32_t *rxDelay)	Gets the current Rx1 delay (after Tx window).
LmHandlerErrorStatus_t LmHandlerSetRx1Delay( uint32_t rxDelay)	Sets the Rx1 delay (after Tx window).
LmHandlerErrorStatus_t LmHandlerGetRx2Delay( uint32_t *rxDelay)	Gets the current Rx2 delay (after Tx window).
LmHandlerErrorStatus_t LmHandlerSetRx2Delay( uint32_t rxDelay)	Sets the Rx2 delay (after Tx window).
LmHandlerErrorStatus_t LmHandlerGetJoinRx1Delay( uint32_t *rxDelay)	Gets the current Join Rx1 delay (after Tx window).
LmHandlerErrorStatus_t LmHandlerSetJoinRx1Delay( uint32_t rxDelay)	Sets the Join Rx1 delay (after Tx window).
LmHandlerErrorStatus_t LmHandlerGetJoinRx2Delay( uint32_t *rxDelay)	Get the current Join Rx2 delay (after Tx window)
LmHandlerErrorStatus_t LmHandlerSetJoinRx2Delay( uint32_t rxDelay)	Sets the Join Rx2 delay (after Tx window).
<pre>LmHandlerErrorStatus_t LmHandlerGetPingPeriodicity ( uint8_t pingPeriodicity)</pre>	Gets the current Rx Ping Slot periodicity (If LORAMAC_CLASSB_EN ABLED)
<pre>LmHandlerErrorStatus_t LmHandlerSetPingPeriodicity ( uint8_t pingPeriodicity)</pre>	Sets the Rx Ping Slot periodicity (If LORAMAC_CLASSB_EN ABLED)
LmHandlerErrorStatus_t LmHandlerGetBeaconState ( BeaconState_t *beaconState)	Gets the beacon state (If LORAMAC_CLASSB_EN ABLED)
LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )	Requests network server time update.
LmHandlerErrorStatus_t LmHandlerLinkCheckReq( void )	Requests Link connectivity check.

AN5406 - Rev 5 page 23/72



# 7 Utilities description

Utilities are located in the \Utilities directory.

Main APIs are described below. Secondary APIs and additional information can be found on the header files related to the drivers.

# 7.1 Sequencer

The sequencer provides a robust and easy framework to execute tasks in the background and enters low-power mode when there is no more activity. The sequencer implements a mechanism to prevent race conditions.

In addition, the sequencer provides an event feature allowing any function to wait for an event (where particular event is set by interrupt) and MIPS and power to be easily saved in any application that implements "run to completion" command.

The utilities\_def.h file located in the project sub-folder is used to configure the task and event IDs. The ones already listed must not be removed.

The sequencer is not an OS. Any task is run to completion and can not switch to another task like a RTOS can do on RTOS tick unless a task suspends itself by calling <code>UTIL\_SEQ\_WaitEvt</code>. Moreover, one single-memory stack is used. The sequencer is an advanced 'while loop' centralizing task and event bitmap flags.

The sequencer provides the following features:

- Advanced and packaged while loop system
- Support up to 32 tasks and 32 events
- · Task registration and execution
- · Waiting event and set event
- · Task priority setting
- · Race condition safe low-power entry

To use the sequencer, the application must perform the following:

- Set the number of maximum of supported functions, by defining a value for UTIL SEQ CONF TASK NBR.
- Register a function to be supported by the sequencer with UTIL\_SEQ\_RegTask().
- Start the sequencer by calling UTIL SEQ Run () to run a background while loop.
- Call UTIL SEQ SetTask() when a function needs to be executed.

The sequencer utility is located in Utilities\sequencer\stm32\_seq.c.

Table 38. Sequencer APIs

Function	Description
<pre>void UTIL_SEQ_Idle( void )</pre>	Called (in critical section - PRIMASK) when there is nothing to execute.
<pre>void UTIL_SEQ_Run(UTIL_SEQ_bm_t mask_bm )</pre>	Requests the sequencer to execute functions that are pending and enabled in the mask mask_bm.
<pre>void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t task_id_bm, uint32_t flags, void (*task)( void ))</pre>	Registers a function (task) associated with a signal (task_id_bm) in the sequencer. The task_id_bm must have a single bit set.
void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t	Requests the function associated with the task_id_bm to be executed. The task_prio is evaluated by the sequencer only when a function has finished.
<pre>taskId_bm, uint32_t task_Prio )</pre>	If several functions are pending at any one time, the one with the highest priority (0) is executed.
<pre>void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm );</pre>	Waits for a specific event to be set.
<pre>void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm );</pre>	Sets an event that waits with UTIL_SEQ_WaitEvt().

AN5406 - Rev 5 page 24/72



The figure below compares the standard while-loop implementation with the sequencer while-loop implementation.

Figure 6. While-loop standard vs. sequencer implementation

# Standard way

# While(1) if(flag1) flag1=0; Fct1(); if(flag2) flag2=0;Fct2(); /\*Flags are checked in critical section to avoid race conditions\*/ /\*Note: in the critical section, NVIC records Interrupt source and system will wake up if asleep \*/ \_disable\_irq(); if (!( flag1 || flag2)) /\*Enter LowPower if nothing else to do\*/ LPM EnterLowPower(); enable\_irq(); /\*Irq executed here\*/ Void some Irq(void) /\*handler context\*/ flag2=1; /\*will execute Fct2\*/

# Sequencer way

```
/*Flag1 and Flag2 are bitmasks*/
UTIL_SEQ_RegTask(flag1, Fct1());
UTIL_SEQ_RegTask(flag2, Fct2());
While(1)
{
    UTIL_SEQ_Run();
}

void UTIL_SEQ_Idle( void )
{
    LPM_EnterLowPower();
}

Void some_Irq(void) /*handler context*/
{
    UTIL_SEQ_SetTask(flag2); /*will execute Fct2*/
}
```

AN5406 - Rev 5 page 25/72



#### 7.2 Timer server

The timer server allows the user to request timed-tasks execution. As the hardware timer is based on the RTC, the time is always counted, even in low-power modes.

The timer server provides a reliable clock for the user and the stack. The user can request as many timers as the application requires.

The timer server is located in Utilities\timer\stm32 timer.c.

Table 39. Timer server APIs

Function	Description	
UTIL_TIMER_Status_t UTIL_TIMER_Init( void )	Initializes the timer server.	
UTIL_TIMER_Status_t UTIL_TIMER_Create		
( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue,	Creates the timer object and associates a	
<pre>UTIL_TIMER_Mode_t Mode, void ( *Callback )</pre>	, void ( *Callback ) callback function when timer elapses.	
( void *), void *Argument)		
UTIL_TIMER_Status_t		
UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject,	Updates the period and starts the timer with a timeout value (milliseconds).	
uint32_t NewPeriodValue)	amount raise (minosocras).	
UTIL_TIMER_Status_t UTIL_TIMER_Start	Starts and adds the timer object to the list of	
( UTIL_TIMER_Object_t *TimerObject )	timer events.	
UTIL_TIMER_Status_t UTIL_TIMER_Stop	Stops and removes the timer object from the list of timer events.	
( UTIL_TIMER_Object_t *TimerObject )		

# 7.3 Low-power functions

The <code>low-power</code> utility centralizes the low-power requirement of separate modules implemented by the firmware, and manages the low-power entry when the system enters idle mode. For example, when the DMA is in use to print data to the console, the system must not enter a low-power mode below Sleep mode because the DMA clock is switched off in Stop mode

The APIs presented in the table below are used to manage the low-power modes of the core MCU. The low-power utility is located in <code>Utilities\lpm\tiny\_lpm\stm32\_lpm.c</code>.

Table 40. Low-power APIs

Function	Description
<pre>void UTIL_LPM_EnterLowPower( void )</pre>	Enters the selected low-power mode. Called by idle state of the system
<pre>void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state );</pre>	Sets Stop mode. id defines the process mode requested: UTIL_LPM_ENABLE or UTIL_LPM_DISABLE.(1)
<pre>void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state );</pre>	Sets Stop mode. id defines the process mode requested: UTIL_LPM_ENABLE or UTIL_LPM_DISABLE.
UTIL_LPM_Mode_t UTIL_LPM_GetMode( void )	Returns the currently selected low-power mode.

<sup>1.</sup> Bitmaps for which the shift values are defined in utilities def.h.

AN5406 - Rev 5 page 26/72



The default low-power mode is Off mode, that may be Standby or Shutdown mode (defined in void PWR\_EnterOffMode (void) from Table 41):

- If Stop mode is disabled by at least one firmware module and low-power is entered, Sleep mode is selected.
- If Stop mode is not disabled by any firmware module, Off mode is disabled by at least one firmware module, and low-power is entered. Stop mode is selected.
- If Stop mode is not disabled by any firmware module, Off mode is not disabled by any firmware module, and low-power is entered. Off mode is selected.

The figure below depicts the behavior with three different firmware modules setting dependently their low-power requirements and low-power mode, selected when the system enters low-power mode.

UTIL\_LPM\_SetStopMode((1 << CFG\_LPM\_MODULE0\_Id), UTIL\_LPM\_DISABLE); UTIL\_LPM\_SetStopMode((1 << CFG\_LPM\_MODULE0\_id), UTIL\_LPM\_ENABLE); module0 Stop disable ((module0\_ld) Stop disable ((module0\_ld) UTIL\_LPM\_SetOffMode((1 << CFG\_LPM\_MODULE1\_Id), UTIL\_LPM\_DISABLE); UTIL\_LPM\_SetOffMode((1 << CFG\_LPM\_MODULE1\_Id), UTIL\_LPM\_ENABLE); module1 off disable (module1\_ld) module2 Stop disable (module2\_ld) Sleen mode Low-power mode when system enters idle mode Stop (For example when mode UTIL\_LPM\_EnterLowPo wer is called) Off mode Time

Figure 7. Example of low-power mode dynamic view

AN5406 - Rev 5 page 27/72



Low-level APIs must be implemented to define what the system must do to enter/exit a low-power mode. These functions are implemented in  $stm32\_lpm\_if.c$  of project sub-folder.

Table 41. Low-level APIs

Function	Description	
void PWR_EnterSleepMode (void)	API called before entering Sleep mode	
void PWR_ExitSleepMode (void)	API called on exiting Sleep mode	
void PWR_EnterStopMode (void)	API called before Stop mode	
void PWR_ExitStopMode (void)	API called on exiting Stop mode	
void PWR_EnterOffMode (void)	API called before entering Off mode	
void PWR_ExitOffMode(void)	API called on exiting Off mode	

In Sleep mode, the core clock is stopped. Each peripherals clocks can be gated or not. The power is maintained on all peripherals.

In Stop 2 mode, most peripheral clocks are stopped. Most peripheral supplies are switched off. Some registers of the peripherals are not retained and must be reinitialized on Stop 2 mode exit. Memory and core registers are retained

In Standby mode, all clocks are switched off except LSI and LSE. All peripheral supplies are switched off (except BOR,backup registers, GPIO pull, and RTC), with no retention (except additional SRAM2 with retention), and must be reinitialized on Standby mode exit. Core registers are not retained and must be reinitialized on Standby mode exit.

Note:

The sub-GHz radio supply is independent from the rest of the system. See the product reference manual for more details.

AN5406 - Rev 5 page 28/72



# 7.4 System time

The MCU time is referenced to the MCU reset. The system time is able to record the UNIX $^{\circledR}$  epoch time. The APIs presented in the table below are used to manage the system time of the core MCU. The systime utility is located in Utilities\misc\stm32\_systime.c.

Table 42. System time functions

Function	Description
<pre>void SysTimeSet (SysTime_t sysTime)</pre>	Based on an input UNIX epoch in seconds and sub-seconds, the difference with the MCU time is stored in the backup register (retained even in Standby mode). <sup>(1)</sup>
SysTime_t SysTimeGet (void)	Gets the current system time. <sup>(1)</sup>
<pre>uint32_t SysTimeMkTime (const struct tm* localtime)</pre>	Converts local time into UNIX epoch time. (2)
<pre>void SysTimeLocalTime   (const uint32_t timestamp, struct tm *localtime)</pre>	Converts UNIX epoch time into local time. (2)

- 1. The system time reference is UNIX epoch starting January 1<sup>st</sup> 1970.
- 2. SysTimeMkTime and SysTimeLocalTime are also provided in order to convert epoch into tm structure as specified by the time.h interface.

To convert UNIX time to local time, a time zone must be added and leap seconds must be removed. In 2018, 18 leap seconds must be removed. In Paris summer time, there are two hours difference from Greenwich time. Assuming time is set, local time can be printed on terminal with the code below.

```
{
SysTime_t UnixEpoch = SysTimeGet();
struct tm localtime;
UnixEpoch.Seconds-=18; /*removing leap seconds*/
UnixEpoch.Seconds+=3600*2; /*adding 2 hours*/
SysTimeLocalTime(UnixEpoch.Seconds, & localtime);
PRINTF ("it's %02dh%02dm%02ds on %02d/%02d/%04d\n\r",
localtime.tm_hour, localtime.tm_min, localtime.tm_sec,
localtime.tm_mday, localtime.tm_mon+1, localtime.tm_year + 1900);
}
```

AN5406 - Rev 5 page 29/72





#### 7.5 Trace

The trace module enables to print data on a COM port using DMA. The APIs presented in the table below are used to manage the trace functions.

The trace utility is located in <code>Utilities\trace\adv\_trace\stm32\_adv\_trace.c.</code>

Table 43. Trace functions

Function	Description	
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init( void )	TraceInit must be called at the application initialization. Initializes the com or vcom hardware in DMA mode and registers the callback to be processed at DMA transmission completion.	
UTIL_ADV_TRACE_Status_t		
UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel,	Converts string format into a buffer and posts it to the	
uint32_t Region,	circular queue for printing.	
<pre>uint32_t TimeStampState, const char *strFormat,)</pre>		
UTIL_ADV_TRACE_Status_t		
<pre>UTIL_ADV_TRACE_COND_Send(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const uint8_t *pdata, uint16_t length)</pre>	Posts data of length = len and posts it to the circular queue for printing.	
UTIL_ADV_TRACE_Status_t		
UTIL_ADV_TRACE_COND_ZCSend_Allocation(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, uint16_t length,uint8_t **pData, uint16_t *FifoSize, uint16_t *WritePos)	Writes user formatted data directly in the FIFO (Z-Cpy).	

The status values of the trace functions are defined in the structure  ${\tt UTIL\_ADV\_TRACE\_Status\_t}$  as follows.

AN5406 - Rev 5 page 30/72



The UTIL\_ADV\_TRACE\_COND\_FSend (..) function can be used:

in polling mode when no real time constraints apply: for example, during application initialization

```
#define APP_PPRINTF(...) do{ } while( UTIL_ADV_TRACE_OK \
!= UTIL_ADV_TRACE_COND_FSend(VLEVEL_ALWAYS, T_REG_OFF, TS_OFF, __VA_ARGS__) )
/* Polling Mode */
```

• in real-time mode: when there is no space left in the circular queue, the string is not added and is not printed out in com port

```
#define APP_LOG(TS,VL,...)do{
{UTIL_ADV_TRACE_COND_FSend(VL, T_REG_OFF, TS, __VA_ARGS__);} }while(0);)
```

#### where:

- VL is the VerboseLevel of the trace.
- TS allows a timestamp to be added to the trace (TS\_ON or TS\_OFF).

The application verbose level is set in Core\Inc\sys conf.h with:

```
#define VERBOSE_LEVEL <VLEVEL>

where VLEVEL can be VLEVEL_OFF, VLEVEL_L, VLEVEL_M or VLEVEL_H.

UTIL ADV TRACE COND FSend (..) is displayed only if VLEVEL ≥ VerboseLevel.
```

The buffer length can be increased in case it is saturated in Core\Inc\utilities conf.h with:

```
#define UTIL_ADV_TRACE_TMP_BUF_SIZE 256U
```

The utility provides hooks to be implemented in order to forbid the system to enter Stop or lower mode while the DMA is active:

```
void UTIL_ADV_TRACE_PreSendHook (void)
{ UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id) , UTIL_LPM_DISABLE ); }</pre>
```

```
void UTIL_ADV_TRACE_PostSendHook (void)
{ UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id) , UTIL_LPM_ENABLE );}</pre>
```

AN5406 - Rev 5 page 31/72



# 8 LoRaWAN\_End\_Node application

This application measures the battery level and the temperature of the MCU. These values are sent periodically to the LoRa network using the LoRa radio in Class A at 868 MHz.

To launch the LoRaWAN\_End\_Node project, go to

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node and choose the favorite toolchain folder (in the IDE environment). Select the LoRa project from the proper target board.

Focus on the configuration described below to setup the application.

# 8.1 Device configuration

#### 8.1.1 Activation methods and keys

There are two ways to activate a device on the network, either by OTAA or by ABP.

The global variable "ActivationType" in the application must be adjusted to activate the device with the selected mode.

```
static ActivationType_t ActivationType = LORAWAN_DEFAULT_ACTIVATION_TYPE;
```

in \Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.c

and

```
#define LORAWAN DEFAULT ACTIVATION TYPE ACTIVATION TYPE OTAA
```

in \Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lora\_app.h
where ActivationType t enum is defined as follows:

```
typedef enum eActivationType {
   ACTIVATION_TYPE_NONE = 0, /* None */
   ACTIVATION_TYPE_ABP = 1, /* Activation by personalization */
   ACTIVATION_TYPE_OTAA = 2, /* Over the Air Activation */
```

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\se-identity.h file contains commissioning data useful for device activation.

### 8.1.2 LoRa Class activation

By default, Class A is defined. To change the class activation (Class A, Class B, or Class C), the user must:

· set the code

```
#define LORAWAN_DEFAULT_CLASS CLASS_B;
```

\Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.h

set the code

```
#define LORAMAC_CLASSB_ENABLED 1
```

in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lorawan\_conf.h

AN5406 - Rev 5 page 32/72



#### 8.1.3 Tx trigger

There are two ways to generate an uplink action, with the EventType global variable in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.c:

- by timer
- by an external event

with the code

```
static TxEventType_t EventType = TX_ON_TIMER;
```

where TxEventType\_t enum is defined as follows:

```
typedef enum TxEventType_e {
   TX_ON_TIMER = 0, /* App data transmission issue based on timer */
   TX_ON_EVENT = 1, /* App data transmission by external event */
}TxEventType_t;
```

The TX ON EVENT feature uses the button 1 as event in the LoRaWAN\_End\_Node application.

#### 8.1.4 Duty cycle

The duty cycle value (in ms) to be used for the application is defined in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lora\_app.h, with the code below (for example):

```
#define APP_TX_DUTYCYCLE 10000 /* 10s duty cycle */
```

#### 8.1.5 Application port

The application port to be used for the application is defined in

 $\label{local_Node_LoRaWAN_End_Node} \label{local_Node_LoRaWAN_App_lora_app.h, with the code below (for example):} \\$ 

```
#define LORAWAN_APP_PORT
2
```

Note: LORAWAN APP PORT must not use port 224 that is reserved for certification.

#### 8.1.6 Confirm/unconfirmed mode

The confirm/unconfirmed mode to be used for the application is defined in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lora\_app.h, with the code below:

```
#define LORAWAN_DEFAULT_CONFIRMED_MSG_STATE LORAMAC_HANDLER_UNCONFIRMED_MSG
```

#### 8.1.7 Data buffer size

The size of the buffer sent to the network is defined in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lora\_app.h, with the code below:

```
#define LORAWAN APP DATA BUFFER MAX SIZE 242
```

AN5406 - Rev 5 page 33/72



#### 8.1.8 Adaptive data rate (ADR)

The ADR is enabled in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lora\_app.h, with the code below:

#define LORAWAN ADR STATE

LORAMAC HANDLER ADR ON

When the ADR is disabled, the default rate is set in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_End\_Node\LoRaWAN\App\lora\_app.h, with the code below:

#define LORAWAN DEFAULT DATA RATE

DR 0

#### 8.1.9 Ping periodicity

If the device is able to switch in Class B, the default Rx Ping slot periodicity must be enabled in  $\Projects \leq \projects \leq$ 

```
#define LORAWAN_DEFAULT_PING_SLOT_PERIODICITY 4
```

where the expected value must be in the 0-7 range.

The resulting period time is defined by:

```
period = 2^LORAWAN DEFAULT PING SLOT PERIODICITY
```

#### 8.1.10 LoRa band selection

The region and its corresponding band selection are defined in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\Target\lorawan conf.h with the code below:

```
#define REGION_AS923
#define REGION_CN470
#define REGION_CN779
#define REGION_EU433
#define REGION_EU468
#define REGION_KR920
#define REGION_IN865
#define REGION_US915
#define REGION_RU864
```

Note:

Several regions can be defined on the same application.

Depending on the region, the default active region must be defined in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN\_End\_Node\Core\Inc\sys\_conf.h with the code (example for Europe)

#define ACTIVE REGION LORAMAC REGION EU868

#### 8.1.11 Debug switch

The debug mode is enabled in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN\_End\_Node\Core\Inc\sys\_conf.h with the code below:

```
#define DEBUGGER_ENABLED 1 /* ON=1, OFF=0 */
```

AN5406 - Rev 5 page 34/72



The debug mode enables the SWD pins, even when the MCU goes in low-power mode.

The probe-pin mode is enabled in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN End Node\Core\Inc\sys conf.h with the code below:

```
\#define PROBE\_PINS\_ENABLED 1 /* ON=1, OFF=0 */
```

The probe-pin mode enables <code>PROBE\_GPIO\_WRITE</code>, <code>PROBE\_GPIO\_SET\_LINE</code> and <code>PROBE\_GPIO\_RST\_LINE</code> macros, as well as the debugger mode, even when the MCU goes in low-power mode.

Note:

In order to enable a true low-power, #define DEBUGGER ENABLED must be reset.

### 8.1.12 Low-power switch

When the system is in idle, it enters the low-power Stop 2 mode.

This entry in Stop 2 mode can be disabled in \Projects\<target>

 $\verb|\Applications| LoRaWAN\_End\_Node| Core| Inc\sys\_conf.h with the code below: \\$ 

```
\#define LOW POWER DISABLE 0 /* Low power enabled = 0, Low power disabled = 1 */
```

#### where:

- Low power enabled = 0 means the MCU enters to Stop 2 mode
   Stop 2 is a Stop mode with low-power regulator and V<sub>DD12I</sub> interruptible digital core domain supply OFF.
   Less peripherals are activated than in low-power Stop 1 mode to reduce power consumption. See the document [3] for more details
- Low power disabled = 1 means the MCU enters only in Sleep mode.

#### 8.1.13 Trace level

The trace mode is enabled in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN\_End\_Node\Core\Inc\sys\_conf.h with the code below:

```
#define APP LOG ENABLED 1
```

The trace level is selected in \Projects\<target>

 $\verb|\Applications| LoRaWAN\_End\_Node| Core| Inc\sys\_conf.h \ \textit{with the code below}: \\$ 

```
#define VERBOSE LEVEL VLEVEL M
```

The following trace levels are proposed:

- VLEVEL OFF: all traces disabled
- VLEVEL L: functional traces enabled
- VLEVEL M: debug traces enabled
- VLEVEL H: all traces enabled

AN5406 - Rev 5 page 35/72



# 8.2 Device configuration summary for LoRaWAN\_End\_Node application

Table 44. Switch options for LoRaWAN\_End\_Node application configuration

Project mo- dule	Detail	Switch option	Definition	Location	
	Identification	STATIC_DEVICE_EUI	Static or dynamic end-device identifying		
	Address	STATIC_DEVICE_ADDRESS	Static or dynamic end-device address	se-identity.h	
		REGION_EU868			
		REGION_EU433			
		REGION_US915	-		
		REGION_AS923			
	Cupperted regions	REGION_AU915	Degions supported by the device		
tack	Supported regions	REGION_CN470	Regions supported by the device		
LoRa stack		REGION_CN779			
2		REGION_IN865		lorawan_conf.h	
		REGION_RU864			
		REGION_KR920			
	Limited channels	HYBRID_ENABLED	Limits the number of usable channels by default for AU915, CN470 and US915 regions.		
	Read keys	KEY_EXTRACTABLE	Defines the read access of the keys in the memory.		
	Optional class	LORAMAC_CLASSB_ENABLED	End-device Class B capability		
	Tx trigger	EventType = TX_ON_TIMER	Tx trigger method	lora_app.c	
	Class choice	LORAWAN_DEFAULT_CLASS	Sets class of the device.		
	Duty cycle	APP_TX_DUTYCYCLE	Time period between two Tx sent		
	App port	LORAWAN_USER_APP_PORT	LoRa port used by the Tx data frame		
	Confirmed mode	IORAWAN_DEFAULT_CONFIRMED MSG_STATE  Confirmed mode select	Confirmed mode selection		
	Adaptive data rate	LORAWAN_ADR_STATE	ADR selection		
_	Default data rate	LORAWAN_DEFAULT_DATA_RATE	Data rate if ADR is disabled	1 h	
Application	Maximum data buffer size	LORAWAN_APP_DATA_BUFFER _MAX_SIZE	Buffer size definition	lora_app.h	
4	Ping period	LORAWAN_DEFAULT_PING _SLOT_PERIODICITY	Rx ping slot period		
	Network Join	LORAWAN_DEFAULT	Activation procedure default choice		
	activation	_ACTIVATION_TYPE			
	Initial region	ACTIVE_REGION	Region used at device startup		
	Debug	DEBUGGER_ENABLED	Enables SWD pins.		
	Probe pins	PROBE_PINS_ENABLED	Enables four pins usable as probe signals by the middleware radio layer.	sys_conf.h	

AN5406 - Rev 5 page 36/72



Project mo- dule	Detail	Switch option	Definition	Location	
_	Low power	LOW_POWER_DISABLE	Disables low-power mode		
Application	Trace enable	APP_LOG_ENABLED	Enables the trace mode.	sys conf.h	
Appli	Trace level	VERBOSE_LEVEL	Enables the trace level.		

AN5406 - Rev 5 page 37/72



# 9 LoRaWAN\_AT\_Slave application

The purpose of this example is to implement a LoRa modem controlled though the AT command interface over UART by an external host.

The external host can be a host microcontroller embedding the application and the AT driver, or simply a computer executing a terminal.

This application targets the STM32WL Nucleo board (NUCLEO-WL55JC).

The LoRaWAN\_AT\_Slave example implements the LoRaWAN stack driving the built-in LoRa radio. The stack is controlled through the AT command interface over UART. The modem is always in Stop 2 mode unless it processes an AT command from the external host.

To launch the LoRaWAN\_AT\_Slave project, the user must go to

\Projects\<target>\Applications\LoRaWAN\LoRaWAN\_AT\_Slave and follow the same procedure as for the LoRaWAN\_End\_Node project to launch the preferred toolchain.

The document [2] gives the list of AT commands and their description.

The table below summarizes the main options for the LoRaWAN AT Slave application configuration.

Table 45. Switch options for LoRaWAN\_AT\_Slave application configuration

Project module	Detail	Switch option	Definition	Location		
	Identification	STATIC_DEVICE_EUI	Static or dynamic end-device identifying	aa idantitu h		
	Address	STATIC_DEVICE_ADDRESS	Static or dynamic end-device address	se-identity.h		
		REGION_EU868				
		REGION_EU433				
		REGION_US915				
		REGION_AS923				
×	Commonted assistant	REGION_AU915	Designs as a part of but the design			
LoRa stack	Supported regions	REGION_CN470	Regions supported by the device			
LoRa		REGION_CN779				
_		REGION_IN865		lorawan_conf.h		
		REGION_RU864				
		REGION_KR920				
	Limited channels	HYBRID_ENABLED	Limits the number of usable channels by default for AU915, CN470 and US915 regions.			
	Read keys	KEY_EXTRACTABLE	Defines the read access of the keys in the memory.			
	Optional class	LORAMAC_CLASSB_ENABLED	End-device Class B capability			
	Adaptive data rate	LORAWAN_ADR_STATE	ADR selection			
	Default data rate	LORAWAN_DEFAULT_DATA_RATE	Data rate if ADR is disabled			
Application	Ping period	LORAWAN_DEFAULT_PING	Rx ping slot period	lora_app.h		
pplic	i ing penou	SLOT_PERIODICITY	TAX PILING SIDE PETIDO			
<	Initial region	ACTIVE_REGION	Region used at device startup			
	Debug	DEBUGGER_ENABLED	Enables SWD pins.	sys_conf.h		

AN5406 - Rev 5 page 38/72



Project module	I Datail	Switch option	Definition	Location		
tion	Probe pins	PROBE_PINS_ENABLED	Enables four pins usable as probe signals by the middleware radio layer.			
Application	Low power	LOW_POWER_DISABLE	Disables low-power mode.	sys_conf.h		
Ap	Trace enable	APP_LOG_ENABLED	Enables the trace mode.			
	Trace level	VERBOSE_LEVEL	Enables the trace level.			

AN5406 - Rev 5 page 39/72



# 10 SubGhz\_Phy\_PingPong application

This application shows a simple Rx/Tx RF link between the two PingPong devices (one called Ping, the other called Pong).

By default, each PingPong device starts as a master, transmits a 'Ping' message, and waits for an answer. At startup, each PingPong device has its two LEDs blinking. When the boards are synchronized (Tx window of one board aligned with Rx window of the other board), the Ping device (board receiving 'Ping' message) makes the green LED blinking, and the Pong device (board receiving 'Pong' message) makes the red LED blinking. The first PingPong device that receives a 'Ping' message becomes a slave and answers with a 'Pong' message to the master.

To launch the SubGhz\_Phy\_PingPong project, the user must go to

### 10.1 SubGhz Phy PingPong hardware/software environment setup

To setup the STM32WL Nucleo board (NUCLEO-WL55JC), connect this board to the computer with a USB Type-A to Mini-B cable to the ST-LINK connector (CN1), as shown in the figure below.

PingPong device
ComPort
NUCLEO-WL55JC
PingPong device
ComPort
NUCLEO-WL55JC

Figure 8. SubGhz\_Phy\_PingPong application setup

# 10.2 Device configuration summary for SubGhz\_Phy\_PingPong application

Table 46. Switch options for SubGhz\_Phy\_PingPong application configuration

Project module = Application

Detail	Switch option	Definition	Location		
	RX_TIMEOUT_VALUE	Rx window timeout			
	TX_TIMEOUT_VALUE	Tx window timeout			
Rx/Tx	MAX_APP_BUFFER_SIZE	Max data buffer size	guhaha nhu ann a		
configuration	RX_TIME_MARGIN	Time between the end of Rx and start of Tx	subghz_phy_app.c		
	FSK_AFC_BANDWIDTH	AFC bandwidth (in Hz)			
	LED_PERIOD_MS	LED blink period			
Modulation	USE_MODEM_LORA	LoRa modem selected			
configuration	USE_MODEM_FSK	FSK modem selected	-		
LoRa/FSK common	REGION_XXyyy	Active LoRa region: AS923, AU915, CN470, CN779, EU433, EU868, KR920, IN865, US915, or RU864.	subghz_phy_app.h		
parameters	RF_FREQUENCY	Frequency used by the transceiver	1		

AN5406 - Rev 5 page 40/72



Detail	Switch option	Definition	Location			
LoRa/FSK common	TX_OUTPUT_POWER	RF output power: -17 to 22 dBm				
parameters	PAYLOAD_LEN	Data buffer size				
	LORA_BANDWIDTH	Bandwidth:				
	LORA_SPREADING_FACTOR	Spreading factor: SF7 to SF12				
LoRa specific parameters	LORA_CODINGRATE	Coding rate:  1: 4/5  2: 4/6  3: 4/7  4: 4/8	subghz_phy_app.			
	LORA_PREAMBLE_LENGTH	Length of Tx/Rx preamble				
	LORA_SYMBOL_TIMEOUT	Number of symbols checked before timeout				
	LORA_FIX_LENGTH_PAYLOAD_ON	Fix/dynamic length payload option				
	LORA_IQ_INVERSION_ON	IQ inversion option				
	FSK_FDEV	Frequency deviation (in Hz)				
	FSK_DATARATE	Data rate (in bit/s)				
FSK specific parameters	FSK_BANDWIDTH	Bandwidth (in Hz)				
	FSK_PREAMBLE_LENGTH	Length of Tx/Rx preamble				
	FSK_FIX_LENGTH_PAYLOAD_ON	Fix/dynamic length payload option				
Debug	DEBUGGER_ENABLED	Enables SWD pins.				
Probe pins	PROBE_PINS_ENABLED	Enables four pins usable as probe signals by the middleware radio layer.				
Low power	LOW_POWER_DISABLE	Disables low-power mode.	sys_conf.h			
Trace enable	APP_LOG_ENABLED	Enables the trace mode.				
Trace level	VERBOSE_LEVEL	Enables the trace level.				

AN5406 - Rev 5 page 41/72



# 11 SubGhz\_Phy\_Per application

The SubGHz\_Phy\_Per application is a packet-error-rate test with IBM® whitening between one Tx device and one Rx device.

#### Tx device

Update #define TEST\_MODE to RADIO\_TX in /SubGHz\_Phy/App/subghz\_phy\_app.c. Compile and load. The packet content is preamble | sync | payload length | payload | crc where:

- crc is calculated using payload length and payload.
- Whitening is calculated over payload length | payload | crc.

The transmission starts forever in GFSK 50 Kbit/s with a payload of 64 bytes. The user button 1 increments packet length by 16 bytes. The user button 2 increments packet length by 1 byte. The user button 3 toggles packet payload mode from ramp (0x00, 0x01..) to prbs9.

The blue LED is on while radio in Tx.

#### Rx device

Update #define TEST\_MODE to RADIO\_RX in /SubGHz\_Phy/App/subghz\_phy\_app.c. Compile and load. The green LED is on when Rx is OK. The red LED is on when Rx is KO.


To launch the SubGhz\_Phy\_Per project, the user must go to

\Projects\<target>\Applications\SubGHz\_Phy\SubGHz\_Phy\_Per and follow the same procedure as for the LoRaWAN End Node project to launch the preferred toolchain.

### 11.1 SubGhz Phy Per hardware/software environment setup

To setup the STM32WL Nucleo board (NUCLEO-WL55JC), connect this board to the computer with a USB Type-A to Mini-B cable to the ST-LINK connector (CN1), as shown in the figure below.

Figure 9. SubGhz\_Phy\_Per application setup



AN5406 - Rev 5 page 42/72



# 11.2 Device configuration summary for SubGhz\_Phy\_Per application

Table 47. Switch options for SubGhz\_Phy\_Per application configuration

Project module = Application

Detail	Switch option	Definition	Location		
	RX_TIMEOUT_VALUE	Rx window timeout			
	TX_TIMEOUT_VALUE	Tx window timeout			
	RX_CONTINUOUS_ON	RX mode continuous or with timeout	subghz_phy_app.		
Rx/Tx configuration	TEST_MODE	Device mode:  RADIO_TX: send packet indefinitely  RADIO_RX: receive packet indefinitely			
	APP_LONG_PACKET	Long packet option <sup>(1)</sup>			
	MAX_APP_BUFFER_SIZE	Max data buffer size			
Modulation configuration	USE_MODEM_FSK	FSK modem selected			
LoRa/FSK	REGION_XXYYY	Active LoRa region: AS923, AU915, CN470, CN779, EU433, EU868, KR920, IN865, US915, or RU864.			
common	RF_FREQUENCY	Frequency used by the transceiver			
parameters	TX_OUTPUT_POWER	RF output power: -17 to 22 dBm			
	PAYLOAD_LEN	Data buffer size	subghz_phy_app.		
	FSK_FDEV	Frequency deviation (in Hz)			
	FSK_DATARATE	Data rate (in bit/s)	_		
FSK specific parameters	FSK_BANDWIDTH	Bandwidth (in Hz)			
paramotoro	FSK_PREAMBLE_LENGTH	Length of Tx/Rx preamble			
	FSK_FIX_LENGTH_PAYLOAD_ON	Fix/dynamic length payload option			
Debug	DEBUGGER_ENABLED	Enables SWD pins.			
Probe pins	PROBE_PINS_ENABLED	Enables four pins usable as probe signals by the middleware radio layer.			
Low power	LOW_POWER_DISABLE	Disables low-power mode.	sys_conf.h		
Trace enable	APP_LOG_ENABLED	Enables the trace mode.			
Trace level	VERBOSE_LEVEL	Enables the trace level.			

<sup>1.</sup> Refer to the document [5] for more details.

AN5406 - Rev 5 page 43/72



# 12 Dual-core management

The STM32WL5x devices embed two Cortex:

- Cortex-M4 (named CPU1)
- Cortext-M0+ (named CPU2)

In the dual-core applications, the application part mapped on CPU1 is separated from the stack and firmware low layers mapped on CPU2.

In a dual-core proposed model, two separated binaries are generated: CPU1 binary is placed at 0x0800 0000 and CPU2 binary is placed at 0x0802 0000.

A function address from one binary is not known from the other binary: this is why a communication model must be put in place. The aim of that model is that the user can change the application on CPU1 without impacting the core stack behavior on CPU2. However, ST still provides the implementation of the two CPUs in open source.


The interface between cores is done by the IPCC peripheral (interprocessor communication controller) and the inter-core memory, as described in Section 12.1 .

This dual-core implementation has been designed to behave the same way as the single-core program execution, thanks to a message blocking handling through a mailbox mechanism.

#### 12.1 Mailbox mechanism

The mailbox is a service implementing a way to exchange data between the two processors. As shown in the figure below, the mailbox is built over two resources:

- IPCC: This hardware peripheral is used to trigger an interrupt to the remote CPU, and to receive an interrupt when it has completed the notification. The IPCC is highly configurable and each interrupt notification may be disabled/enabled. There is no memory management inside the IPCC.
- Intercore memory: This shared memory can be read/written by both CPUs. It is used to store all buffers
  that contain the data to be exchanged between the two CPUs.



The mailbox is specified to allow changes of the buffer definition to some extend, without breaking the backward compatibility.

#### 12.1.1 Mailbox multiplexer (MBMUX)

As described in Figure 11, the data to be exchanged need to communicate via the 12 available IPCC channels (six for each direction). This is done via the MBMUX (mailbox multiplexer) that is a firmware component in charge to route the messages. These channels are identified from 1 to 6. An additional channel 0 is dedicated to the system feature.

The data type has been divided in groups called features. Each feature interfaces with the MBMUX via its own MBMUXIF (MBUX interface).

AN5406 - Rev 5 page 44/72



The mailbox is used to abstract a function executed by another core.

#### 12.1.2 Mailbox features

In STM32WL5x devices, the MBMUX has the following features:

System, supporting all communications related to the system

This includes messages that are either related to one of the supported stacks, or related to none of them. The CPU1 channel 0 is used to notify the CPU2 that a command has been posted, and to receive the response of that command from the CPU2. The CPU2 channel 0 is used to notify CPU1 that an asynchronous event has been posted.

The following services are mapped on system channel:

- system initialization
- IPCC channels versus feature registration
- information exchanged on feature attributes and capabilities
- possible additional system channels for high-priority operations (such as RTC notifications)

#### Trace

The CPU2 fills a circular queue for information or debug that is sent to the CPU1 via the IPCC. The CPU1 is in charge to handle this information, by outputting it on the same channel used for CPU1 logs (such as the USART).


- KMS (key management services)
- Radio

The sub-GHz radio can be interfaced directly without passing by the CPU2 stack. A dedicated mailbox channel is used.

#### Protocol stack

This channel is used to interface all protocol stack commands (such as Init or request), and events (response/indication) related to the stack implemented protocol.

Figure 11. MBMUX - Multiplexer between features and IPCC channels



AN5406 - Rev 5 page 45/72



In order to use the MBMUX, a feature needs to be registered (except the system feature that is registered by default and always mapped on IPCC channel 0). The registration dynamically assigns to the feature, the requested number of IPCC channels: typically one for each direction (CPU1 to CPU2 and CPU2 to CPU1). In the following cases, the feature needs just a channel in one direction:

The following dadds, the feature fleeds just a charmer in one direction.

- Trace feature is only meant to send debug information from CPU2 to CPU1.
- KMS is only used by CPU1 to request functions execution to CPU2.

Note:


- The RTC alarm A transfers the interrupt using one IPCC IRQ, not considered as a feature.
- The user must consider adding KMS wrapper to be able to use it as a feature.

#### 12.1.3 MBMUX messages

The mailbox uses the following types of messages:

- Cmd command sent by CPU1 to CPU2, composed of:
  - Msg ID identifies a function called by CPU1 but implemented on CPU2.
  - Ptr buffer params points to the buffer containing the parameters of the above function
  - Number of params
- Resp, response sent by CPU2 to CPU1, composed of:
  - Msg ID (same value as Cmd Msg ID)
  - Return value contains the return value of the above function.
- Notif, notification sent by CPU2 to CPU1, composed of:
  - Msg ID identifies a callback function called by CPU2 but implemented on CPU1.
  - Ptr buffer params points to the buffer containing the parameters of the above function.
  - Number of params
- Ack, acknowledge sent by CPU1 to CPU2, composed of:
  - Msg ID (same value as Notif Msg ID)
  - Return value contains the return value of the above callback function.

Figure 12. Mailbox messages through MBMUX and IPCC channels



AN5406 - Rev 5 page 46/72



## 12.2 Intercore memory

The intercore memory is a centralized memory accessible by both cores, and used by the cores to exchange data, function parameters, and return values.

#### 12.2.1 CPU2 capabilities

Several CPU2 capabilities must be known by the CPU1 to detail its supported features (such as protocol stack implemented on the CPU2, version number of each stack, or regions supported).

These CPU2 capabilities are stored in the *features\_info* table. Data from this table are requested at initialization by the CPU1 to expose CPU2 capabilities, as shown in RAM mapping.

The features\_info table is composed of:

- Feat Info Feature Id: feature name
- Feat Info Feature Version: feature version number used in current implementation

MB\_MEM2 is used to store these CPU2 capabilities.

### 12.2.2 Mailbox sequence to execute a CPU2 function from a CPU1 call

When the CPU1 needs to call a CPU2  $feature_func_X()$ , a  $feature_func_X()$  with the same API must be implemented on the CPU1:

- 1. The CPU1 sends a command containing feature func X() parameters in the Mapping table:
  - a. func\_X\_ID that was associated to feature\_func\_X() at initialization during registration, is added in the *Mapping* table. func X ID has to be known by both cores: this is fixed at compilation time.
  - b. The CPU1 waits the CPU2 to execute the  $feature\_func\_X()$  and goes in low-power mode.
  - c. The CPU2 wakes up if it was in low-power mode and executes the feature\_func\_X().
- 2. The CPU2 sends a response and fills the Mapping table with the return value:
  - The IPCC interrupt wakes up the CPU1.
  - b. The CPU1 retrieves the return value from the *Mapping* table.

Conversely, when the CPU2 needs to call a CPU1  $feature\_func\_X\_2$  (), a  $feature\_func\_X\_2$  () with the same API must be implemented on the CPU2:


- 1. The CPU2 sends a notification containing feature\_func\_X\_2() in the Mapping table.
- 2. The CPU1 sends an acknowledge and fills the Mapping table with the return value.

AN5406 - Rev 5 page 47/72



The full sequence is shown in the figure below.

Figure 13. CPU1 to CPU2 feature\_func\_X() process



AN5406 - Rev 5 page 48/72




#### 12.2.3 Mapping table

The *Mapping* table is a common structure in the MBMUX area of Figure 13. In RAM mapping, the memory mapping is referenced as MAPPING\_TABLE.

The MBMUX communication table (MBSYS\_RefTable) is described in the figure below.

Figure 14. MBMUX communication table



#### This MBSYS\_RefTable includes:

• two communication parameter structures for both Command/Response and Notification/Acknowledge parameters for each of the sic IPCC channels.

Each communication parameter, as shown in MBMUX Mapping table area of Figure 13, is composed of:

- MsgId: message ID of feature\_func\_X()
- \*MsgCm4Cb: pointer to CPU1 callback feature\_func\_X()
- \*MsgCm0plusCb: pointer to CPU2 callback feature func X()
- BufSize: buffer size
- ParamCnt: message parameter number
- ParamBuf: message pointer to parameters
- ReturnVal: return value of feature func X()
- MBMUXMapping: chart used to map channels to features

This chart is filled at the MBMUX initialization during the registration. For instance, if the radio feature is associated to Cmd/Response channel number = 1, then MBMUXMapping must associate [FEAT\_INFO\_RADIO\_ID][1].

- SynchronizeCpusAtBoot: flags used to synchronize CPU1 and CPU2 processing as shown in Figure 15 sequence chart.
- ChipRevId: stores the hardware revision ID.

MB\_MEM1 is used to send command/response set () parameter and to get the return values for the CPU1.

AN5406 - Rev 5 page 49/72



#### 12.2.4 Option-byte warning

A trap is placed in the code to avoid erroneous option-byte loading (see section *Option-byte loading failure at high MSI system clock frequency* in the product errata sheet ). The trap can be removed if the system clock is set below or equal to 16 MHz.

### 12.2.5 RAM mapping

The tables below detail the mapping of both CPU1 and CPU2 RAM areas and the intercore memory.

Table 48. STM32WL5x RAM mapping

Page index	-	2	က	4	2	9	7	∞	6	10	-	12	13	41	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Allocation region/section							С	PU1	RAI	M							CMAC 21100	Z	CMAC	יי אורע אורע					C	PU2	RAI	M2				

1. 2 Kbytes for each page.

Table 49. STM32WL5x RAM allocation and shared buffer

CPU region	Section	Module	Allocated symbol	Size (bytes)	Total (bytes)		
	readwrite						
CPU1 RAM	CSTACK		-				
	HEAP						
	MAPPING _TABLE	MBMUX_SYSTEM	MBMUX_ComTable_t MBSYS_RefTable	316	316		
		MDMILY TODAWAN	uint32_t aLoraCmdRespBuff[]				
		MBMUX_LORAWAN	uint32_t aLoraNotifAckBuff[]	20			
		MBMUX RADIO	uint32_t aRadioCmdRespBuff[]				
		MBMOX_RADIO	uint32_t aRadioNotifAckBuff[]				
PU1 RAM2		MBMUX_TRACE	44				
Shared	MB_MEM1		uint32_t aSystemCmdRespBuff[]	28	524		
			uint32_t aSystemNotifAckBuff[]	20			
		MBMUX SYSTEM	uint32_t aSystemPrioACmdRespBuff[]	4			
		MBMOX_SISIEM	uint32_t aSystemPrioANotifAckBuff[]	4			
			uint32_t aSystemPrioBCmdRespBuff[]	4			
			uint32_t aSystemPrioBNotifAckBuff[]	4			

AN5406 - Rev 5 page 50/72



CPU region	Section	Module	Allocated symbol	Size (bytes)	Total (bytes)
CPU1 RAM2 _Shared	MB_MEM1	LMH_MBWRAPPER	uint8_t aLoraMbWrapShareBuffer[]	260	524
		MBMUX_TRACE	uint8_t ADV_TRACE_Buffer[]	1024	
	MB_MEM2		LoraInfo_t loraInfo	16	
CPU2 RAM2		MBMUX_LORAWAN	FEAT_INFO_Param_t Feat_Info_Table	80	4004
_Shared			FEAT_INFO_List_t Feat_Info_List	8	1664
		LMH_MBWRAPPER	uint8_t aLoraMbWrapShare2Buffer[]	280	
		RADIO_MBWRAPPER	uint8_t aRadioMbWrapRxBuffer[]	256	
	readwrite				
CPU2 RAM2	CSTACK	-	-		
	HEAP	-			


AN5406 - Rev 5 page 51/72



### 12.3 Startup sequence

The startup sequence for CPU1 and CPU2 is detailed in the figure below.

Figure 15. Startup sequence



AN5406 - Rev 5 page 52/72



The various steps are the following:

- 1. The CPU1, that is the master processor in this init sequence:
  - a. executes the platform initialization.
  - b. initializes the MBMUX system.
  - c. sets the PWR CR4 C2BOOT flag to 1, which starts the CPU2.
  - d. waits that CPU2 sets the SynchronizeCpusAtBoot flag to 0xAAAA.
- 2. The CPU2 boots and:
  - a. executes the core initialization.
  - b. retrieves the shared table address.
  - c. initializes the MBMUX system.
  - d. sets the SynchronizeCpusAtBoot to 0xAAAA to inform the CPU1 that he has ended its init sequence and that he is ready.
- The CPU1 acknowledges this CPU2 notification.

Then both cores are initialized, and the initialization goes on via MBMUX, as shown in the figure below.




Figure 16. MBMUX initialization

AN5406 - Rev 5 page 53/72



## 13 Key management services (KMS)

Key management services (KMS) provide cryptographic services through the standard PKCS#11 APIs (developed by OASIS), are used to abstract the key value to the caller (using object ID and not directly the key value).

KMS can be executed inside a protected/isolated environment in order to ensure that key value cannot be accessed by an unauthorized code running outside the protected/isolated environment, as shown in the figure below.

KEY1 STM32 device (VALUE1) User application PKCS11 APIs (Tokens and object ID based APIs) Token = STM32 Secure key update (import BLOB()) **AES** RSA/ Object decrypt/ **ECDSA** Digest management sign/verify encrypt NVM storage Dynamic Static ID Static embedded keys ID keys keys Isolated/protected environment

Figure 17. KMS overall architecture

For more details, refer to KMS section in the user manual *Getting Started with the SBSFU of STM32CubeWL* (UM2767) .

To activate the KMS module, KMS ENABLE must be set to 1 in C/C++ compiler project options.

KMS supports only PKCS #11 APIs listed below:

- Object management functions (creation/update/deletion)
- AES encryption/decryption functions (CBC, CCM, ECB, GCM, CMAC algorithms)
- Digesting functions
- RSA and ECDSA signing/verifying functions
- Key management functions ( key generation/derivation)

AN5406 - Rev 5 page 54/72



### 13.1 KMS key types

KMS manages three key types but only the two following ones are used:

- Static embedded keys
  - predefined keys embedded within the code that cannot be modified
  - immutable keys
- NVM DYNAMIC keys:
  - runtime keys
  - keys IDs that may be defined when keys are created using KMS ( DeriveKey () or CreateObject ())
  - keys that can be deleted or defined as mutable

#### 13.2 KMS key definition

Static and dynamic keys used by stack occupies different sizes.

#### Static key

Each static key is composed of the two following elements:

- a blob header: five 4-byte fields (total = 20 bytes): version, configuration, blob\_size, blob\_count, and object id.
- a blob buffer: some required and option blob elements, from the list of elements defined as follows:

Attribute	Value	Required	Size (bytes)	Description
CKA_CLASS	CKO_SECRET_KEY	Yes	12	Type of blob element
CKA_KEY_TYPE	CKK_AES	KK_AES Yes 12		Type of key
CKA_VALUE	"KEY_VALUE"	Yes	24	Key value (uint32_t format)
CKA_DERIVE	TRUE/FALSE	No	12	
CKA_ENCRYPT	TRUE/FALSE	No	12	Optional parameters to enable/
CKA_DECRYPT	TRUE/FALSE	No	12	disable capabilities by default. These fields are TRUE if not
CKA_COPYABLE	TRUE/FALSE	No	12	defined.
CKA_EXTRACTABLE	TRUE/FALSE	No	12	
CKA_LABEL	"UNIQUE LABEL"	Yes	12 for static key 16 for dynamic key	Unique label

Table 50. Global KMS blob elements

#### Example:

A static key composed of a blob header and eight blob elements (CKA\_CLASS, CKA\_KEY\_TYPE, CKA\_VALUE, CKA\_LABEL, CKA\_DERIVE, CKA\_DECRYPT, CKA\_COPYABLE, and CKA\_EXTRACTABLE), uses a total size of 128 bytes (blob header = 20 bytes, and blob buffer =  $(12 \times 7 + 24) = 108$  bytes).

#### **Dynamic key**

Each dynamic key is composed of three elements, a data header, a blob header, and a blob buffer, with:

• a data header: eight 4-byte fields (total = 32 bytes): magic1, magic2, slot, instance, next, data type, size, and checksum.

#### Example:

A dynamic key composed of a data header, a blob header and five blob elements (CKA\_CLASS, CKA\_KEY\_TYPE, CKA\_VALUE, CKA\_LABEL, and CKA\_EXTRACTABLE) uses a total size of 128 bytes (data header = 32 bytes, blob header = 20 bytes, and blob buffer = (12 + 12 + 24 + 12 + 16) = 76 bytes.

AN5406 - Rev 5 page 55/72



Note:

- The NVM dynamic memory always starts with an initial data header element.
- At each dynamic key 'deletion' (such as an obsolete key replaced by a new key value), an additional data header is written in the memory to declare that the previous instance cannot longer be used.

## 13.3 LoRaWAN keys

In STM32CubeWL applications, the KMS are used on CPU2 only on dual-core application. The root keys are chosen to be static embedded keys. All derived keys are NVM\_DYNAMIC keys.

For LoRaWAN stack, the immutable root keys are detailed in the table below.

Table 51. LoRaWAN static keys with blob attributes

			Key						
Attribute	LoRaWAN_Zero_Key	Lorawan_APP_Key	Lorawan_nwk_key	Lorawan_nwk_s_key (ABP only)	LoRaWAN_APP_S_Key (ABP only)				
CKA_CLASS			CKO_SECRET_KEY						
KA_KEY_TYPE			CKK_AES						
CKA_VALUE			"KEY_VALUE"						
CKA_DERIVE	FALSE	TRUE	TRUE	TRUE	TRUE				
CKA_ENCRYPT	TRUE	FALSE	FALSE	TRUE	TRUE				
CKA_DECRYPT	FALSE	FALSE	FALSE	TRUE	TRUE				
CKA_COPYABLE			FALSE						
CKA_EXTRACTABLE	FALSE TRUE/FALSE defined by #define KEY_EXTRACTABLE								
CKA_ LABEL			"UNIQUE LABEL"						

AN5406 - Rev 5 page 56/72



All other keys are mutable NVM\_DYNAMIC generated keys, detailed in the table below.

Table 52. LoRaWAN dynamic keys with blob attributes

				Ke	ey							
Attribute	Lorawan_nwk_s_key (OTAA only)	LoRawan_APP_S_Key (OTAA only)	MC_ROOT_Key	MC_KE_Key	MC_KEY_0	MC_APP_S_Key_0	MC_NWK_S_Key_0	SLOT_RAND_ZERO_Key				
CKA_CLASS			<u> </u>	CKO_SEC	RET_KEY							
KA_KEY_TYPE				CKK_	_AES							
CKA_VALUE				"KEY_V	/ALUE"							
CKA_DERIVE				TR	UE							
CKA_ENCRYPT		TRUE										
CKA_DECRYPT		TRUE										
CKA_COPYABLE	TRUE											
CKA_EXTRACTABLE		TRUE	E/FALSE de	fined by ‡	#define KE	Y_EXTRACTA	ABLE					
CKA_ LABEL				"UNIQUE	LABEL"							

AN5406 - Rev 5 page 57/72



### 13.4 KMS key memory mapping for user applications

Static embedded keys correspond to <code>USER\_embedded\_Keys</code> (used for root keys). They are placed in a dedicated data storage in Flash memory/ROM. The linker files for user applications locate them from <code>0x0803</code> E500 to <code>0x0803</code> E7FF, as shown in the figure below.

NVM DYNAMIC keys are placed in KMS key data storage area, KMS DataStorage.

The total data storage area must be 4 Kbytes, as explained in Section 13.5 . They have been placed from: 0x0803 D000 to 0x0803 DFFF, as shown in the figure below. This size may be increased if more keys are necessary.




Figure 18. ROM memory mapping

#### 13.5 How to size NVM for KMS data storage

The NVM is organized by 2-Kbyte pages. Due to the double buffering (flip/flop EEPROM emulation mechanism), each page needs a "twin". So the minimum to be allocated for NVM is 4 Kbytes. The allocation size is defined in the linker file.

The linker files proposed by the applications use the minimum allowed size (2 × 2 Kbytes). The associated limitations/drawbacks are explained below. The user must size NVM depending on the application specific need.

The applications use the NVM only to store the dynamic keys. A LoRaWAN dynamic key with a data header, a blob header, and a blob buffer of five elements, occupies 108 bytes. An empty NVM is initialized with a global 32-byte data header and, for each obsolete key, an additional 32-byte data header is written to declare the previous instance as unusable.

Given the above values, it is possible to evaluate how many keys can be stored in 2 Kbytes:

(2048 - 32) / (108 + 32) = 14.4 ==> 14 dynamic keys can be stored into a 2-Kbyte memory page before the flop operation.

In user application configuration, only NVM\_DYNAMIC is used. NVM\_STATIC can be filled via blob, but is not covered by user applications.

NVM\_DYNAMIC can host derived keys (via C\_DeriveKey()) and root keys (via C\_CreateObject()).

The LoRaWAN application generates:

- two derived keys each join in ABP mode
- four derived keys each join in OTAA mode

AN5406 - Rev 5 page 58/72



Up to ten derived keys simultaneously active can be generated in more complex scenarios (such as setting multicast). If a user wants to write one application that uses more than 14 keys, additional NVM pages must be allocated to the linker file.

Smaller is the NVM size, more the NVM is written and erased, shorter becomes its life expectation.

Destroy a key does not mean that this key is erased, but that this key is tagged as destroyed and is not copied at the next flip-flop switch. A destroy flag also occupies some NVM bytes: after destroying eight keys, the remaining place is less than four keys.

For a scenario where four keys are generated each join, and after having destroyed the previous join key, the life expectation is estimated as follows:

- At the 3<sup>rd</sup> join session, four new keys are derived but no place in page 1 for the last key. All four keys (being still active) are placed in page 2. Page 1 is erased at once as the NVM page can only be fully erased.
- At the 5<sup>th</sup> join also, page 2 is erased and keys are stored back on page 1. After 40.000 joins, the two NVM pages have been erased 10.000 times, that is the estimated lifetime of the Flash sector.
- If the user application is supposed to join excessively frequently (for example every 2 hours), the expected NVM live is 80.000 hours (around nine years). If the join process is done once a day, the lifetime is much greater than ten years.

Bigger are the amount of requested derived keys simultaneously active (not destroyed), less efficient is the flip-flop mechanism.

To conclude, for applications that need to preserve the NVM life-time duration, it is suggested to keep the NVM size rather bigger than the number of keys active simultaneously (not destroyed).

Note:

Obsolete keys must be destroyed otherwise, if page 1 is fully filled by active keys, the flip-flop switch cannot be done and an error is generated.

### 13.6 KMS configuration files to build the application

The KMS are used in the LoRaWAN application by setting the code

```
#define LORAWAN KMS 1
```

in CMOPLUS/LoRaWAN/Target/lorawan conf.h

The following files must be filled with the information on SubGHz Phy stack keys:

- embedded keys structures defined in CMOPLUS/Core/Inc/kms platf objects config.h
- embedded object handles associated to SubGHz\_Phy stack keys, use of KMS modules defined in CMOPLUS/Core/Inc/kms\_platf\_objects\_interface.h

#### 13.7 Embedded keys

The embedded keys of the SubGHz\_Phy protocol stack must be stored in a ROM region in which a secure additional software (such as SBSFU, Secure Boot and Firmware Update) ensures data confidentiality and integrity. For more details on the SBSFU, refer to the application note *Integration guide of SBSFU on STM32CubeWL* (AN5544).

These embedded keys are positioned in the ROM as indicated in Figure 18. ROM memory mapping.

AN5406 - Rev 5 page 59/72



# 14 How to secure a LoRaWAN application

The document [7] describes how to secure a dual-core LoRaWAN application using the SBSFU framework.

AN5406 - Rev 5 page 60/72



# 15 System performances

### 15.1 Memory footprint


Values in the table below are measured in the following configuration of the IAR Embedded Workbench® compiler (EWARM version 8.30.1):

- optimization level 3 for size
- · debug option off
- trace option: VLEVEL\_M (debug traces enabled)
- target : NUCLEO-WL55JC1
- LoRaWAN\_End\_Node application
- LoRaMAC Class A
- LoRaMAC region EU868 and US915

Table 53. Memory footprint values for LoRaWAN\_End\_Node application

Project module	Flash memory (bytes)	RAM (bytes)	Description
Application	4771	889	Core, Application and Target components
LoRaWAN stack	29186	3676	Middleware Lmhandler interface, crypto, MAC and Region
HAL	13782	84	STM32WL HAL and LL drivers
Utilities	2873	1740	All STM32 services (sequencer, time server, low-power manager, trace, mem)
SubGHz_Phy	7050	413	Middleware radio interface
IAR lib	2062	0	Proprietary IAR libraries
IAR startup	821	2048	Int_vect, init routines, init table, CSTACK and HEAP
Total application	60545	8850	Memory footprint for LoRaWAN_End_Node application

Figure 19. Flash memory and RAM footprint



AN5406 - Rev 5 page 61/72



#### 15.2 Real-time constraints

The LoRa RF asynchronous protocol implies to follow a strict Tx/Rx timing recommendation (see the figure below).

The STM32WL Nucleo board (NUCLEO-WL55JC) is optimized for user-transparent low-lock time and fast autocalibrating operation. The BSP integrates the transmitter startup time and the receiver startup time constraints (refer to Section 4 BSP STM32WL Nucleo boards).

Start-Tx TimerStart(&RxWindowTimer1) Start-Rx

MCU

RF activity

Tx-ON

Rx-ON

SUBGHZ\_Radio\_IRQHandler

txDone

Figure 20. Rx/Tx time diagram

Rx window channel starts. The Rx1 window opens 1 second ( $\pm$ 20  $\mu$ s) after the txDone falling edge. The Rx2 window opens 1 second ( $\pm$ 20  $\mu$ s) after the txDone falling edge.

The JOIN\_ACCEPT uses a 5 seconds (±20 µs) and 6 seconds delay after the end of the uplink modulation.

The current scheduling interrupt-level priority must be respected. In other words, all the new user-interrupts must have an interrupt priority higher than the Radio IRQ\_interrupt in order to avoid stalling the received startup time.

### 15.3 Power consumption

The power-consumption measurement is done for the STM32WL Nucleo board NUCLEO-WL55JC1. Measurements setup:

- no debua
- trace level VLEVEL OFF (no trace)
- no SENSOR\_ENABLED

#### Measurements results:

- Typical consumption in Stop 2 mode =  $2 \mu A$  (see Figure 22).
- Typical consumption with TCXO in Tx = 23 mA (see Figure 21).
- Typical consumption with TCXO in Rx = 7 mA (see Figure 21).

AN5406 - Rev 5 page 62/72




Measurements figures: instantaneous consumption over 30 seconds.

Figure 21. NUCLEO-WL55JC1 current consumption versus time



Figure 22. NUCLEO-WL55JC1 current consumption in Stop 2 mode



AN5406 - Rev 5 page 63/72



# **Revision history**

Table 54. Document revision history

Date	Versi on	Changes
10-Dec-2019	1	Initial release.
27-Apr-2020	2	Global update of the document structure and content.
17-Nov-2020	3	<ul> <li>Figure 1. Project file structure</li> <li>Note in Section 4 BSP STM32WL Nucleo-73 boards</li> <li>Intro of Section 6 LoRaWAN middleware description</li> <li>Title and intro of Section 6.6 Middleware LmHandler application function</li> <li>Table 22 and Table 23</li> <li>Section 8.1.1 Activation methods and keys</li> <li>Table 38. Switch options for End_Node application configuration</li> <li>Table 39. Switch options for AT_Slave application configuration</li> <li>Table 40. Switch options for PingPong application configuration</li> <li>Section 13.1 Memory footprint</li> <li>Added:</li> <li>Table 26. LmHandler process</li> <li>Section 11 Dual-core management</li> <li>Section 12 Key management services (KMS)</li> <li>Removed tables "Board unique ID" and "Board random seed" from Section 6.7.</li> </ul>
18-Feb-2021	4	Updated:  • lora_app.c renamed lora_app.h in Section 8.1.2, Section 8.1.4, Section 8.1.5, Section 8.1.6, Section 8.1.7, Section 8.1.8 and Section 8.1.9  • Table 38. Switch options for End_Node application configuration  • Table 39. Switch options for AT_Slave application configuration
9-Jul-2021	5	<ul> <li>Updated:</li> <li>Overview section renamed Section 1 General information</li> <li>Intro of Section 10 SubGhz_Phy_PingPong application</li> <li>Figure 8. SubGhz_Phy_PingPong application setup</li> <li>Intro of Section 12 Dual-core management</li> <li>Section 12.1.3 MBMUX messages</li> <li>Section 12.2.5 RAM mapping</li> <li>Section 13.2 KMS key definition</li> <li>Section 13.3 LoRaWAN keys</li> <li>Figure 18. ROM memory mapping</li> <li>Section 13.5 How to size NVM for KMS data storage</li> <li>Section 13.6 KMS configuration files to build the application</li> <li>Section 15.1 Memory footprint</li> <li>Intro of Section 10 SubGhz_Phy_PingPong application</li> <li>Figure 8. SubGhz_Phy_PingPong application setup</li> <li>Intro of Section 12 Dual-core management</li> <li>Section 12.1.3 MBMUX messages</li> <li>Section 12.2.5 RAM mapping</li> <li>Section 13.2 KMS key definition</li> <li>Section 13.3 LoRaWAN keys</li> <li>Figure 18. ROM memory mapping</li> <li>Section 13.5 How to size NVM for KMS data storage</li> </ul>

AN5406 - Rev 5 page 64/72



Date	Versi on	Changes
9-Jul-2021		<ul> <li>Updated:</li> <li>Section 13.6 KMS configuration files to build the application</li> <li>Section 15.1 Memory footprint</li> </ul>
(cont'd)	5	Added:  Seven tables in Section 6.7 Application callbacks  Section 11 SubGhz_Phy_Per application  Section 14 How to secure a LoRaWAN application

AN5406 - Rev 5 page 65/72



# **Contents**

1	Gen	eral information	2
2	STM	132CubeWL architecture	3
	2.1	STM32CubeWL overview	3
	2.2	Static LoRa architecture	5
	2.3	Dynamic view	6
3	Sub	GHz HAL driver	7
	3.1	SubGHz resources	7
	3.2	SubGHz data transfers	7
4	BSP	STM32WL Nucleo boards	8
	4.1	Frequency band	8
	4.2	RF switch	8
	4.3	RF wakeup time	9
	4.4	TCXO	9
	4.5	Power regulation	9
	4.6	STM32WL Nucleo board schematic	10
5	Sub	GHz_Phy layer middleware description	11
	5.1	Middleware radio driver structure	12
	5.2	Radio IRQ interrupts	13
6	LoR	aWAN middleware description	14
	6.1	LoRaWAN middleware features	14
	6.2	LoRaWAN middleware initialization	14
	6.3	Middleware MAC layer APIs	14
	6.4	Middleware MAC layer callbacks	16
	6.5	Middleware MAC layer timers	16
	6.6	Middleware LmHandler application function	17
		6.6.1 Operation model	18
		6.6.2 Main application functions definition	19
	6.7	Application callbacks	19
	6.8	Extended application functions	22



7	Utilit	ies des	cription	24	
	7.1	Sequer	ncer	24	
	7.2	Timer s	server	26	
	7.3	Low-po	ower functions	26	
	7.4	System	n time	29	
	7.5	Trace.		30	
8	LoRa	aWAN_E	End_Node application	32	
	8.1	Device	configuration	32	
		8.1.1	Activation methods and keys	32	
		8.1.2	LoRa Class activation	32	
		8.1.3	Tx trigger	33	
		8.1.4	Duty cycle	33	
		8.1.5	Application port	33	
		8.1.6	Confirm/unconfirmed mode	33	
		8.1.7	Data buffer size	33	
		8.1.8	Adaptive data rate (ADR)	34	
		8.1.9	Ping periodicity	34	
		8.1.10	LoRa band selection		
		8.1.11	Debug switch		
		8.1.12	Low-power switch		
		8.1.13	Trace level		
	8.2		configuration summary for LoRaWAN_End_Node application		
9	LoRa	aWAN_A	AT_Slave application	38	
10	Sub	SubGhz_Phy_PingPong application4			
	10.1	SubGh	z_Phy_PingPong hardware/software environment setup	40	
	10.2	Device	configuration summary for SubGhz_Phy_PingPong application	40	
11	Sub	Ghz_Ph	y_Per application	42	
	11.1	SubGh	z_Phy_Per hardware/software environment setup	42	
	11.2	Device	configuration summary for SubGhz_Phy_Per application	43	
12	Dual	-core m	anagement	44	
	12.1	Mailbox	x mechanism	44	



		12.1.1	Mailbox multiplexer (MBMUX)	44
		12.1.2	Mailbox features	45
		12.1.3	MBMUX messages	46
	12.2	Intercor	re memory	47
		12.2.1	CPU2 capabilities	47
		12.2.2	Mailbox sequence to execute a CPU2 function from a CPU1 call	47
		12.2.3	Mapping table	49
		12.2.4	Option-byte warning	50
		12.2.5	RAM mapping	50
	12.3	Startup	sequence	52
13	Key r	nanage	ment services (KMS)	54
	13.1	KMS ke	ey types	55
	13.2	KMS ke	ey definition	55
	13.3	LoRaW	'AN keys	56
	13.4	KMS ke	ey memory mapping for user applications	58
	13.5	How to	size NVM for KMS data storage	58
	13.6	KMS co	onfiguration files to build the application	59
	13.7	Embedo	ded keys	59
14	How	to secu	re a LoRaWAN application	60
15	Syste	em perfe	ormances	61
	15.1	Memory	y footprint	61
	15.2	Real-tin	ne constraints	62
	15.3	Power of	consumption	62
Rev	ision h		· · · · · · · · · · · · · · · · · · ·	
		_		
				71
∟iSĭ	OF HOL	леѕ		/ 1



# **List of tables**

Table 1.	Acronyms and terms	
Table 2.	BSP radio switch	
Table 3.	RF states versus switch configuration	
Table 4.	BSP radio wakeup time	
Table 5.	BSP radio TCXO	
Table 6.	BSP radio SMPS	
Table 7.	Radio_s structure callbacks	
Table 8.	Radio IRQ bit mapping and definition	
Table 9.	LoRaWAN middleware initialization	
Table 10.	MCPS services	15
Table 11.	MMLE services	
Table 12.	MIB services	15
Table 13.	MCPS primitives	16
Table 14.	MLME primitive	16
Table 15.	Delay Rx window	
Table 16.	Delay for Tx frame transmission	
Table 17.	Delay for Rx frame	17
Table 18.	LoRa initialization	19
Table 19.	LoRa configuration	19
Table 20.	LoRa join request entry point	19
Table 21.	LoRa stop	19
Table 22.	LoRa request class	19
Table 23.	Send an uplink frame	
Table 24.	Current battery level	19
Table 25.	Current temperature	20
Table 26.	Board unique ID	20
Table 27.	Device address	20
Table 28.	LmHandler process	20
Table 29.	NVM Data changed	
Table 30.	Network parameters changed	
Table 31.	Join status	
Table 32.	Tx frame done	
Table 33.	Rx frame received	
Table 34.	Class updated	
Table 35.	Beacon status changed	
Table 36.	System time updated	
Table 37.	Getter/setter functions	
Table 38.	Sequencer APIs	
Table 39.	Timer server APIs	
Table 40.	Low-power APIs	
Table 41.	Low-level APIs	
Table 42.	System time functions	
Table 43.	Trace functions	
Table 44.	Switch options for LoRaWAN_End_Node application configuration	
Table 45.	Switch options for LoRaWAN_AT_Slave application configuration	
Table 46.	Switch options for SubGhz_Phy_PingPong application configuration	
Table 47.	Switch options for SubGhz_Phy_Per application configuration	
Table 48.	STM32WL5x RAM mapping	
Table 49.	STM32WL5x RAM allocation and shared buffer	
Table 50.	Global KMS blob elements	
Table 51.	LoRaWAN static keys with blob attributes	
Table 52.	LoRaWAN dynamic keys with blob attributes	57

### **AN5406**





Table 53.	Memory footprint values for LoRaWAN_End_Node application	61
Table 54.	Document revision history	64

AN5406 - Rev 5 page 70/72



# **List of figures**

Figure 1.	Project file structure	. 4
Figure 2.	Static LoRa architecture	. 5
Figure 3.	Class A Tx and Rx processing MSC	. 6
Figure 4.	NUCLEO-WL55JC schematic	10
Figure 5.	Operation model	18
Figure 6.	While-loop standard vs. sequencer implementation	25
Figure 7.	Example of low-power mode dynamic view	27
Figure 8.	SubGhz_Phy_PingPong application setup	40
Figure 9.	SubGhz_Phy_Per application setup	42
Figure 10.	Mailbox overview	44
Figure 11.	MBMUX - Multiplexer between features and IPCC channels	45
Figure 12.	Mailbox messages through MBMUX and IPCC channels	46
Figure 13.	CPU1 to CPU2 feature_func_X() process	48
Figure 14.	MBMUX communication table	49
Figure 15.	Startup sequence	52
Figure 16.	MBMUX initialization	53
Figure 17.	KMS overall architecture	54
Figure 18.	ROM memory mapping	58
Figure 19.	Flash memory and RAM footprint	61
Figure 20.	Rx/Tx time diagram	62
Figure 21.	NUCLEO-WL55JC1 current consumption versus time	63
Figure 22.	NUCLEO-WL55JC1 current consumption in Stop 2 mode	63



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

AN5406 - Rev 5 page 72/72