# 6 Reset and clock control (RCC)

# 6.1 Reset

There are three types of reset, defined as system reset, power reset and backup domain reset.

# 6.1.1 Power reset

A power reset is generated when one of the following events occurs:

- 1. a Brown-out reset (BOR).
- 2. when exiting from Standby mode.
- 3. when exiting from Shutdown mode.

A Brown-out reset, including power-on or power-down reset (POR/PDR), sets all registers to their reset values except the Backup domain.

When exiting Standby mode, all registers in the V<sub>CORE</sub> domain are set to their reset value. Registers outside the V<sub>CORE</sub> domain (RTC, WKUP, IWDG, and Standby/Shutdown modes control) are not impacted.

When exiting Shutdown mode, a Brown-out reset is generated, resetting all registers except those in the Backup domain.

# 6.1.2 System reset

A system reset sets all registers to their reset values unless specified otherwise in the register description.

A system reset is generated when one of the following events occurs:

- 1. A low level on the NRST pin (external reset)
- 2. Window watchdog event (WWDG reset)
- 3. Independent watchdog event (IWDG reset)
- 4. A firewall event (FIREWALL reset)
- 5. A software reset (SW reset) (see Software reset)
- 6. Low-power mode security reset (see *Low-power mode security reset*)
- 7. Option byte loader reset (see Option byte loader reset)
- 8. A Brown-out reset

The reset source can be identified by checking the reset flags in the Control/Status register, RCC\_CSR (see Section 6.4.30: Control/status register (RCC\_CSR)).

These sources act on the NRST pin and it is always kept low during the delay phase. The RESET service routine vector is fixed at address 0x0000\_0004 in the memory map.

The system reset signal provided to the device is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 20  $\mu$ s for each internal reset source. In case of an external reset, the reset pulse is generated while the NRST pin is asserted low.

In case on an internal reset, the internal pull-up  $R_{\rm PU}$  is deactivated in order to save the power consumption through the pull-up resistor.






Figure 14. Simplified diagram of the reset circuit

## Software reset

The SYSRESETREQ bit in Cortex<sup>®</sup>-M4 Application Interrupt and Reset Control Register must be set to force a software reset on the device (refer to the *STM32F3, STM32F4, STM32L4* and *STM32L4*+ Series Cortex<sup>®</sup>-M4 (PM0214)).

## Low-power mode security reset

To prevent that critical applications mistakenly enter a low-power mode, two low-power mode security resets are available. If enabled in option bytes, the resets are generated in the following conditions:

- 1. Entering Standby mode: this type of reset is enabled by resetting nRST\_STDBY bit in User option Bytes. In this case, whenever a Standby mode entry sequence is successfully executed, the device is reset instead of entering Standby mode.
- 2. Entering Stop mode: this type of reset is enabled by resetting nRST\_STOP bit in User option bytes. In this case, whenever a Stop mode entry sequence is successfully executed, the device is reset instead of entering Stop mode.
- 3. Entering Shutdown mode: this type of reset is enabled by resetting nRST\_SHDW bit in User option bytes. In this case, whenever a Shutdown mode entry sequence is successfully executed, the device is reset instead of entering Shutdown mode.

For further information on the User Option Bytes, refer to Section 3.4.1: Option bytes description.

## Option byte loader reset

The option byte loader reset is generated when the OBL\_LAUNCH bit (bit 27) is set in the FLASH\_CR register. This bit is used to launch the option byte loading by software.

# 6.1.3 Backup domain reset

The backup domain has two specific resets.

A backup domain reset is generated when one of the following events occurs:



- 1. Software reset, triggered by setting the BDRST bit in the *Backup domain control register (RCC\_BDCR)*.
- 2. V<sub>DD</sub> or V<sub>BAT</sub> power on, if both supplies have previously been powered off.

A backup domain reset only affects the LSE oscillator, the RTC, the Backup registers and the RCC Backup domain control register.

# 6.2 Clocks

Four different clock sources can be used to drive the system clock (SYSCLK):

- HSI16 (high speed internal)16 MHz RC oscillator clock
- MSI (multispeed internal) RC oscillator clock
- HSE oscillator clock, from 4 to 48 MHz
- PLL clock

The MSI is used as system clock source after startup from Reset, configured at 4 MHz.

The devices have the following additional clock sources:

- 32 kHz low speed internal RC (LSI RC) which drives the independent watchdog and optionally the RTC used for Auto-wakeup from Stop and Standby modes.
- 32.768 kHz low speed external crystal (LSE crystal) which optionally drives the realtime clock (RTCCLK).
- RC 48 MHz internal clock sources (HSI48) to potentially drive the USB FS, the SDMMC and the RNG (only for STM32L496xx/4A6xx devices).

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.

Several prescalers can be used to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB, the APB1 and the APB2 domains is 80 MHz.



All the peripheral clocks are derived from their bus clock (HCLK, PCLK1 or PCLK2) except:

- The 48 MHz clock, used for USB OTG FS, SDMMC and RNG. This clock is derived (selected by software) from one of the four following sources:
  - main PLL VCO (PLL48M1CLK)
  - PLLSAI1 VCO (PLL48M2CLK)
  - MSI clock
  - HSI48 internal oscillator (only for STM32L496xx/4A6xx devices)

When the MSI clock is auto-trimmed with the LSE, it can be used by the USB OTG FS device.

When available, the HSI48 48 MHz clock can be coupled to the clock recovery system allowing adequate clock connection for the USB OTG FS (Crystal less solution).

- The ADCs clock which is derived (selected by software) from one of the three following sources:
  - system clock (SYSCLK)
  - PLLSAI1 VCO (PLLADC1CLK)
  - PLLSAI2 VCO (PLLADC2CLK)
- The U(S)ARTs clocks which are derived (selected by software) from one of the four following sources:
  - system clock (SYSCLK)
  - HSI16 clock
  - LSE clock
  - APB1 or APB2 clock (PCLK1 or PCLK2 depending on which APB is mapped the U(S)ART)

The wakeup from Stop mode is supported only when the clock is HSI16 or LSE.

- The I<sup>2</sup>Cs clocks which are derived (selected by software) from one of the three following sources:
  - system clock (SYSCLK)
  - HSI16 clock
  - APB1 clock (PCLK1)

The wakeup from Stop mode is supported only when the clock is HSI16.

- The SAI1 and SAI2 clocks which are derived (selected by software) from one of the five following sources:
  - an external clock mapped on SAI1\_EXTCLK for SAI1 and SAI2\_EXTCLK for SAI2
  - PLLSAI1 VCO (PLLSAI1CLK)
  - PLLSAI2 VCO (PLLSAI2CLK)
  - main PLL VCO (PLLSAI3CLK)
  - HSI16 clock (only for STM32L496xx/4A6xx devices)
- The SWPMI1 clock which is derived (selected by software) from one of the two following sources:
  - HSI16 clock
  - APB1 clock (PCLK1)
  - The wakeup from Stop mode is supported only when the clock is HSI16.
- The low-power timers (LPTIMx) clock which are derived (selected by software) from one of the five following sources:



- LSI clock
- LSE clock
- HSI16 clock
- APB1 clock (PCLK1)
- External clock mapped on LPTIMx\_IN1

The functionality in Stop mode (including wakeup) is supported only when the clock is LSI or LSE, or in external clock mode.

- The RTC and LCD clock which is derived (selected by software) from one of the three following sources:
  - LSE clock
  - LSI clock
  - HSE clock divided by 32


The functionality in Stop mode (including wakeup) is supported only when the clock is LSI or LSE.


• The IWDG clock which is always the LSI clock.

The RCC feeds the Cortex<sup>®</sup> System Timer (SysTick) external clock with the AHB clock (HCLK) divided by 8. The SysTick can work either with this clock or directly with the Cortex<sup>®</sup> clock (HCLK), configurable in the SysTick Control and Status Register.

FCLK acts as Cortex<sup>®</sup>-M4 free-running clock. For more details refer to the *STM32F3*, *STM32F4*, *STM32L4* and *STM32L4*+ *Series Cortex*<sup>®</sup>-M4 programming manual (PM0214).









- 1. For full details about the internal and external clock source characteristics, please refer to the "Electrical characteristics" section in your device datasheet.
- 2. The ADC clock can be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). When the programmable factor is '1', the AHB prescaler must be equal to '1'.






Figure 16. Clock tree (for STM32L496xx/4A6xx devices)



# 6.2.1 HSE clock

The high speed external clock signal (HSE) can be generated from two possible clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock

The resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

Clock source	Hardware configuration
External clock	OSC_IN OSC_OUT
Crystal/Ceramic resonators	$\begin{array}{c c} OSC_{IN} OSC_{OUT} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \hline \\$

Figure 17. HSE/ LSE clock sources



## External crystal/ceramic resonator (HSE crystal)

The 4 to 48 MHz external oscillator has the advantage of producing a very accurate rate on the main clock.

The associated hardware configuration is shown in *Figure 17*. Refer to the electrical characteristics section of the *datasheet* for more details.

The HSERDY flag in the *Clock control register (RCC\_CR)* indicates if the HSE oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the *Clock interrupt enable register (RCC\_CIER)*.

The HSE Crystal can be switched on and off using the HSEON bit in the *Clock control register (RCC\_CR)*.

#### External source (HSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to 48 MHz. You select this mode by setting the HSEBYP and HSEON bits in the *Clock control register (RCC\_CR)*. The external clock signal (square, sinus or triangle) with ~40-60 % duty cycle depending on the frequency (refer to the datasheet) has to drive the OSC\_IN pin while the OSC\_OUT pin can be used a GPIO. See *Figure 17*.

## 6.2.2 HSI16 clock

The HSI16 clock signal is generated from an internal 16 MHz RC Oscillator.

The HSI16 RC oscillator has the advantage of providing a clock source at low cost (no external components). It also has a faster startup time than the HSE crystal oscillator however, even with calibration the frequency is less accurate than an external crystal oscillator or ceramic resonator.

The HSI16 clock can be selected as system clock after wakeup from Stop modes (Stop 0, Stop 1 or Stop 2). Refer to *Section 6.3: Low-power modes*. It can also be used as a backup clock source (auxiliary clock) if the HSE crystal oscillator fails. Refer to *Section 6.2.10: Clock security system (CSS)*.

## Calibration

RC oscillator frequencies can vary from one chip to another due to manufacturing process variations, this is why each device is factory calibrated by ST for 1 % accuracy at  $T_A=25^{\circ}C$ .

After reset, the factory calibration value is loaded in the HSICAL[7:0] bits in the *Internal clock sources calibration register (RCC\_ICSCR)*.

If the application is subject to voltage or temperature variations this may affect the RC oscillator speed. You can trim the HSI16 frequency in the application using the HSITRIM[4:0] bits (or HSITRIM[6:0] on STM32L496xx/4A6xx devices) in the *Internal clock sources calibration register (RCC\_ICSCR)*.

For more details on how to measure the HSI16 frequency variation, refer to Section 6.2.18: Internal/external clock measurement with TIM15/TIM16/TIM17.

The HSIRDY flag in the *Clock control register (RCC\_CR)* indicates if the HSI16 RC is stable or not. At startup, the HSI16 RC output clock is not released until this bit is set by hardware.

The HSI16 RC can be switched on and off using the HSION bit in the *Clock control register* (*RCC\_CR*).



The HSI16 signal can also be used as a backup source (Auxiliary clock) if the HSE crystal oscillator fails. Refer to Section 6.2.10: Clock security system (CSS) on page 216.

# 6.2.3 MSI clock

The MSI clock signal is generated from an internal RC oscillator. Its frequency range can be adjusted by software by using the MSIRANGE[3:0] bits in the *Clock control register* (*RCC\_CR*). Twelve frequency ranges are available: 100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz.

The MSI clock is used as system clock after restart from Reset, wakeup from Standby and Shutdown low-power modes. After restart from Reset, the MSI frequency is set to its default value 4 MHz. Refer to *Section 6.3: Low-power modes*.

The MSI clock can be selected as system clock after a wakeup from Stop mode (Stop 0, Stop 1 or Stop 2). Refer to *Section 6.3: Low-power modes*. It can also be used as a backup clock source (auxiliary clock) if the HSE crystal oscillator fails. Refer to *Section 6.2.10: Clock security system (CSS)*.

The MSI RC oscillator has the advantage of providing a low-cost (no external components) low-power clock source. In addition, when used in PLL-mode with the LSE, it provides a very accurate clock source which can be used by the USB OTG FS device, and feed the main PLL to run the system at the maximum speed 80 MHz.

The MSIRDY flag in the *Clock control register (RCC\_CR)* indicates wether the MSI RC is stable or not. At startup, the MSI RC output clock is not released until this bit is set by hardware. The MSI RC can be switched on and off by using the MSION bit in the *Clock control register (RCC\_CR)*.

## Hardware auto calibration with LSE (PLL-mode)

When a 32.768 kHz external oscillator is present in the application, it is possible to configure the MSI in a PLL-mode by setting the MSIPLLEN bit in the *Clock control register (RCC\_CR)*. When configured in PLL-mode, the MSI automatically calibrates itself thanks to the LSE. This mode is available for all MSI frequency ranges. At 48 MHz, the MSI in PLL-mode can be used for the USB OTG FS device, saving the need of an external high-speed crystal.

## Software calibration

The MSI RC oscillator frequency can vary from one chip to another due to manufacturing process variations, this is why each device is factory calibrated by ST for 1 % accuracy at an ambient temperature, TA, of 25 °C. After reset, the factory calibration value is loaded in the MSICAL[7:0] bits in the *Internal clock sources calibration register (RCC\_ICSCR)*. If the application is subject to voltage or temperature variations, this may affect the RC oscillator speed. You can trim the MSI frequency in the application by using the MSITRIM[7:0] bits in the RCC\_ICSCR register. For more details on how to measure the MSI frequency variation please refer to *Section 6.2.18: Internal/external clock measurement with TIM15/TIM16/TIM17*.

## 6.2.4 HSI48 clock (only valid for STM32L496xx/4A6xx devices)

The HSI48 clock signal is generated from an internal 48 MHz RC oscillator and can be used directly for USB and for random number generator (RNG) as well as SDMMC.

The internal 48 MHz RC oscillator is mainly dedicated to provide a high precision clock to the USB peripheral by means of a special Clock Recovery System (CRS) circuitry. The CRS



RM0351 Rev 6

can use the USB SOF signal, the LSE or an external signal to automatically and quickly adjust the oscillator frequency on-fly. It is disabled as soon as the system enters Stop or Standby mode. When the CRS is not used, the HSI48 RC oscillator runs on its default frequency which is subject to manufacturing process variations.

For more details on how to configure and use the CRS peripheral please refer to Section 7: Clock recovery system (CRS) (only valid for STM32L496xx/4A6xx devices).

The HSI48RDY flag in the Clock recovery RC register (RCC\_CRRCR) indicates whether the HSI48 RC oscillator is stable or not. At startup, the HSI48 RC oscillator output clock is not released until this bit is set by hardware.

The HSI48 can be switched on and off using the HSI48ON bit in the Clock recovery RC register (RCC\_CRRCR).

# 6.2.5 PLL

The device embeds 3 PLLs: PLL, PLLSAI1, PLLSAI2. Each PLL provides up to three independent outputs. The internal PLLs can be used to multiply the HSI16, HSE or MSI output clock frequency. The PLLs input frequency must be between 4 and 16 MHz. The selected clock source is divided by a programmable factor PLLM from 1 to 8 to provide a clock frequency in the requested input range. Refer to *Figure 15: Clock tree (for STM32L475xx/476xx/486xx devices)* and *Figure 16: Clock tree (for STM32L496xx/4A6xx devices)* and *PLL configuration register (RCC\_PLLCFGR)*.

The PLLs configuration (selection of the input clock and multiplication factor) must be done before enabling the PLL. Once the PLL is enabled, these parameters cannot be changed.

To modify the PLL configuration, proceed as follows:

- 1. Disable the PLL by setting PLLON to 0 in *Clock control register (RCC\_CR)*.
- 2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
- 3. Change the desired parameter.
- 4. Enable the PLL again by setting PLLON to 1.
- 5. Enable the desired PLL outputs by configuring PLLPEN, PLLQEN, PLLREN in *PLL configuration register (RCC\_PLLCFGR)*.

An interrupt can be generated when the PLL is ready, if enabled in the *Clock interrupt enable register (RCC\_CIER)*.

The same procedure is applied for changing the configuration of the PLLSAI1 or PLLSAI2:

- 1. Disable the PLLSAI1/PLLSAI2 by setting PLLSAI1ON/PLLSAI2ON to 0 in *Clock control register (RCC\_CR)*.
- 2. Wait until PLLSAI1RDY/PLLSAI2RDY is cleared. The PLLSAI1/PLLSAI2 is now fully stopped.
- 3. Change the desired parameter.
- 4. Enable the PLLSAI1/PLLSAI2 again by setting PLLSAI1ON/PLLSAI2ON to 1.
- Enable the desired PLL outputs by configuring PLLSAI1PEN/PLLSAI2PEN, PLLSAI1QEN/PLLSAI2QEN, PLLSAI1REN/PLLSAI2REN in *PLLSAI1 configuration* register (RCC\_PLLSAI1CFGR) and *PLLSAI2 configuration register* (RCC\_PLLSAI2CFGR).

The PLL output frequency must not exceed 80 MHz.



The enable bit of each PLL output clock (PLLPEN, PLLQEN, PLLREN, PLLSAI1PEN, PLLSAI1QEN, PLLSAI1REN, PLLSAI2PEN and PLLSAI2REN) can be modified at any time without stopping the corresponding PLL. PLLREN cannot be cleared if PLLCLK is used as system clock.

# 6.2.6 LSE clock

The LSE crystal is a 32.768 kHz Low Speed External crystal or ceramic resonator. It has the advantage of providing a low-power but highly accurate clock source to the real-time clock peripheral (RTC) for clock/calendar or other timing functions.

The LSE crystal is switched on and off using the LSEON bit in *Backup domain control register (RCC\_BDCR)*. The crystal oscillator driving strength can be changed at runtime using the LSEDRV[1:0] bits in the *Backup domain control register (RCC\_BDCR)* to obtain the best compromise between robustness and short start-up time on one side and low-power-consumption on the other side. The LSE drive can be decreased to the lower drive capability (LSEDRV=00) when the LSE is ON. However, once LSEDRV is selected, the drive capability can not be increased if LSEON=1.

The LSERDY flag in the *Backup domain control register (RCC\_BDCR)* indicates whether the LSE crystal is stable or not. At startup, the LSE crystal output clock signal is not released until this bit is set by hardware. An interrupt can be generated if enabled in the *Clock interrupt enable register (RCC\_CIER)*.

## External source (LSE bypass)

In this mode, an external clock source must be provided. It can have a frequency of up to 1 MHz. You select this mode by setting the LSEBYP and LSEON bits in the *AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC\_AHB1SMENR)*. The external clock signal (square, sinus or triangle) with ~50 % duty cycle has to drive the OSC32\_IN pin while the OSC32\_OUT pin can be used as GPIO. See *Figure 17*.

# 6.2.7 LSI clock

The LSI RC acts as a low-power clock source that can be kept running in Stop and Standby mode for the independent watchdog (IWDG), RTC and LCD. The clock frequency is 32 kHz. For more details, refer to the electrical characteristics section of the datasheets.

The LSI RC can be switched on and off using the LSION bit in the *Control/status register* (RCC\_CSR).

The LSIRDY flag in the *Control/status register (RCC\_CSR)* indicates if the LSI oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the *Clock interrupt enable register (RCC\_CIER)*.

# 6.2.8 System clock (SYSCLK) selection

Four different clock sources can be used to drive the system clock (SYSCLK):

- MSI oscillator
- HSI16 oscillator
- HSE oscillator
- PLL



The system clock maximum frequency is 80 MHz. After a system reset, the MSI oscillator, at 4 MHz, is selected as system clock. When a clock source is used directly or through the PLL as a system clock, it is not possible to stop it.

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source becomes ready. Status bits in the *Internal clock sources calibration register (RCC\_ICSCR)* indicate which clock(s) is (are) ready and which clock is currently used as a system clock.

# 6.2.9 Clock source frequency versus voltage scaling

The following table gives the different clock source frequencies depending on the product voltage range.

Product voltage		Clo	ck frequency	
range	MSI	HSI16	HSE	PLL/PLLSAI1/PLLSAI2
Range 1 <sup>(1)</sup>	48 MHz	16 MHz	48 MHz	80 MHz (VCO max = 344 MHz)
Range 2 <sup>(2)</sup>	24 MHz range	16 MHz	26 MHz	26 MHz (VCO max = 128 MHz)

Table 33. Clock source frequency

1. Also for SMPS Range1 and SMPS Range2 High

2. Also for SMPS Range2 Low

# 6.2.10 Clock security system (CSS)

Clock Security System can be activated by software. In this case, the clock detector is enabled after the HSE oscillator startup delay, and disabled when this oscillator is stopped.

If a failure is detected on the HSE clock, the HSE oscillator is automatically disabled, a clock failure event is sent to the break input of the advanced-control timers (TIM1/TIM8 and TIM15/16/17) and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex<sup>®</sup>-M4 NMI (Non-Maskable Interrupt) exception vector.

Note: Once the CSS is enabled and if the HSE clock fails, the CSS interrupt occurs and a NMI is automatically generated. The NMI will be executed indefinitely unless the CSS interrupt pending bit is cleared. As a consequence, in the NMI ISR user must clear the CSS interrupt by setting the CSSC bit in the Clock interrupt clear register (RCC\_CICR).

If the HSE oscillator is used directly or indirectly as the system clock (indirectly means: it is used as PLL input clock, and the PLL clock is used as system clock), a detected failure causes a switch of the system clock to the MSI or the HSI16 oscillator depending on the STOPWUCK configuration in the *Clock configuration register (RCC\_CFGR)*, and the disabling of the HSE oscillator. If the HSE clock (divided or not) is the clock entry of the PLL used as system clock when the failure occurs, the PLL is disabled too.



# 6.2.11 Clock security system on LSE

A Clock Security System on LSE can be activated by software writing the LSECSSON bit in the *Backup domain control register (RCC\_BDCR)*. This bit can be disabled only by a hardware reset or RTC software reset, or after a failure detection on LSE. LSECSSON must be written after LSE and LSI are enabled (LSEON and LSION enabled) and ready (LSERDY and LSIRDY set by hardware), and after the RTC clock has been selected by RTCSEL.

The CSS on LSE is working in all modes except VBAT. It is working also under system reset (excluding power on reset). If a failure is detected on the external 32 kHz oscillator, the LSE clock is no longer supplied to the RTC but no hardware action is made to the registers. If the MSI was in PLL-mode, this mode is disabled.

In Standby mode a wakeup is generated. In other modes an interrupt can be sent to wakeup the software (see *Clock interrupt enable register (RCC\_CIER)*, *Clock interrupt flag register (RCC\_CIFR)*, *Clock interrupt clear register (RCC\_CICR)*).

The software MUST then disable the LSECSSON bit, stop the defective 32 kHz oscillator (disabling LSEON), and change the RTC clock source (no clock or LSI or HSE, with RTCSEL), or take any required action to secure the application.

The frequency of LSE oscillator have to be higher than 30 kHz to avoid false positive CSS detection.

# 6.2.12 USB Clock

The USB clock can be derived from either:

- The RC 48 MHz (HSI48) clock (only for STM32L496xx/4A6xx devices)
- The MSI clock when auto-trimmed by the LSE

The HSI48 48 MHz clock can be coupled to the clock recovery system allowing adequate clock connection for the USB OTG FS in device mode (removing the need for an external high speed or low speed crystal).

The MSI clock when auto-trimmed by the LSE, can provide a very accurate clock source which can be used by the USB OTG FS in device mode (removing the need for an external high speed crystal).

# 6.2.13 ADC clock

The ADC clock is derived from the system clock, or from the PLLSAI1 or the PLLSAI2 output. It can reach 80 MHz and can be divided by the following prescalers values: 1,2,4,6,8,10,12,16,32,64,128 or 256 by configuring the ADC123\_CCR register. It is asynchronous to the AHB clock. Alternatively, the ADC clock can be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). This programmable factor is configured using the CKMODE bit fields in the ADC123\_CCR.

If the programmed factor is '1', the AHB prescaler must be set to '1'.

## 6.2.14 RTC clock

The RTCCLK clock source can be either the HSE/32, LSE or LSI clock. It is selected by programming the RTCSEL[1:0] bits in the *Backup domain control register (RCC\_BDCR)*. This selection cannot be modified without resetting the Backup domain. The system must always be configured so as to get a PCLK frequency greater then or equal to the RTCCLK frequency for a proper operation of the RTC.



RM0351 Rev 6

The LSE clock is in the Backup domain, whereas the HSE and LSI clocks are not. Consequently:

- If LSE is selected as RTC clock:
  - The RTC continues to work even if the  $V_{DD}$  supply is switched off, provided the  $V_{BAT}$  supply is maintained.
- If LSI is selected as the RTC clock:
  - The RTC state is not guaranteed if the V<sub>DD</sub> supply is powered off.
- If the HSE clock divided by a prescaler is used as the RTC clock:
  - The RTC state is not guaranteed if the V<sub>DD</sub> supply is powered off or if the internal voltage regulator is powered off (removing power from the V<sub>CORE</sub> domain).

When the RTC clock is LSE or LSI, the RTC remains clocked and functional under system reset.

## 6.2.15 Timer clock

The timer clock frequencies are automatically defined by hardware. There are two cases:

- 1. If the APB prescaler equals 1, the timer clock frequencies are set to the same frequency as that of the APB domain.
- 2. Otherwise, they are set to twice (×2) the frequency of the APB domain.

# 6.2.16 Watchdog clock

If the Independent watchdog (IWDG) is started by either hardware option or software access, the LSI oscillator is forced ON and cannot be disabled. After the LSI oscillator temporization, the clock is provided to the IWDG.

## 6.2.17 Clock-out capability

MCO

The microcontroller clock output (MCO) capability allows the clock to be output onto the external MCO pin. One of eight clock signals can be selected as the MCO clock.

- LSI
- LSE
- SYSCLK
- HSI16
- HSI48 (for STM32L496xx/4A6xx devices)
- HSE
- PLLCLK
- MSI

The selection is controlled by the MCOSEL[2:0] (or MCOSEL[3:0] for STM32L496xx/4A6xx devices) bits of the *Clock configuration register (RCC\_CFGR)*.



The selected clock can be divided with the MCOPRE[2:0] field of the *Clock* configuration register (RCC\_CFGR).

LSCO

Another output (LSCO) allows a low speed clock to be output onto the external LSCO pin:

- LSI
- LSE

This output remains available in Stop (Stop 0, Stop 1 and Stop 2) and Standby modes. The selection is controlled by the LSCOSEL, and enabled with the LSCOEN in the *Backup domain control register (RCC\_BDCR)*.

The MCO clock output requires the corresponding alternate function selected on the MCO pin, the LSCO pin should be left in default POR state.

## 6.2.18 Internal/external clock measurement with TIM15/TIM16/TIM17

It is possible to indirectly measure the frequency of all on-board clock sources by mean of the TIM15, TIM16 or TIM17 channel 1 input capture, as represented on *Figure 18, Figure 19* and *Figure 20*.




Figure 18. Frequency measurement with TIM15 in capture mode

The input capture channel of the Timer 15 can be a GPIO line or an internal clock of the MCU. This selection is performed through the TI1\_RMP bit in the TIM15\_OR register. The possibilities are the following ones:

- TIM15 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM15 Channel1 is connected to the LSE.







Figure 19. Frequency measurement with TIM16 in capture mode

The input capture channel of the Timer 16 can be a GPIO line or an internal clock of the MCU. This selection is performed through the TI1\_RMP[1:0] bits in the TIM16\_OR register. The possibilities are the following ones:

- TIM16 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM16 Channel1 is connected to the LSI clock.
- TIM16 Channel1 is connected to the LSE clock.
- TIM16 Channel1 is connected to the RTC wakeup interrupt signal. In this case the RTC interrupt should be enabled.



## Figure 20. Frequency measurement with TIM17 in capture mode

The input capture channel of the Timer 17 can be a GPIO line or an internal clock of the MCU. This selection is performed through the TI1\_RMP[1:0] bits in the TIM17\_OR register. The possibilities are the following ones:

- TIM17 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets.
- TIM17 Channel1 is connected to the MSI Clock.
- TIM17 Channel1 is connected to the HSE/32 Clock.
- TIM17 Channel1 is connected to the microcontroller clock output (MCO), this selection is controlled by the MCO[2:0] (or MCOSEL[3:0] for STM32L496xx/4A6xx devices) bits of the Clock configuration register (RCC\_CFGR).



## Calibration of the HSI16 and the MSI

For TIM15 and TIM16, the primary purpose of connecting the LSE to the channel 1 input capture is to be able to precisely measure the HSI16 and MSI system clocks (for this, either the HSI16 or MSI should be used as the system clock source). The number of HSI16 (MSI, respectively) clock counts between consecutive edges of the LSE signal provides a measure of the internal clock period. Taking advantage of the high precision of LSE crystals (typically a few tens of ppm's), it is possible to determine the internal clock frequency with the same resolution, and trim the source to compensate for manufacturing, process, temperature and/or voltage related frequency deviations.

The MSI and HSI16 oscillator both have dedicated user-accessible calibration bits for this purpose.

The basic concept consists in providing a relative measurement (e.g. the HSI16/LSE ratio): the precision is therefore closely related to the ratio between the two clock sources. The higher the ratio is, the better the measurement will be.

If LSE is not available, HSE/32 will be the better option in order to reach the most precise calibration possible.

It is however not possible to have a good enough resolution when the MSI clock is low (typically below 1 MHz). In this case, it is advised to:

- accumulate the results of several captures in a row
- use the timer's input capture prescaler (up to 1 capture every 8 periods)
- use the RTC wakeup interrupt signal (when the RTC is clocked by the LSE) as the input for the channel1 input capture. This improves the measurement precision. For this purpose the RTC wakeup interrupt must be enable.

## Calibration of the LSI

The calibration of the LSI will follow the same pattern that for the HSI16, but changing the reference clock. It will be necessary to connect LSI clock to the channel 1 input capture of the TIM16. Then define the HSE as system clock source, the number of his clock counts between consecutive edges of the LSI signal provides a measure of the internal low speed clock period.

The basic concept consists in providing a relative measurement (e.g. the HSE/LSI ratio): the precision is therefore closely related to the ratio between the two clock sources. The higher the ratio is, the better the measurement will be.

# 6.2.19 Peripheral clock enable register (RCC\_AHBxENR, RCC\_APBxENRy)

Each peripheral clock can be enabled by the xxxxEN bit of the RCC\_AHBxENR, RCC\_APBxENRy registers.

When the peripheral clock is not active, the peripheral registers read or write accesses are not supported.

The enable bit has a synchronization mechanism to create a glitch free clock for the peripheral. After the enable bit is set, there is a 2 clock cycles delay before the clock be active.

**Caution:** Just after enabling the clock for a peripheral, software must wait for a delay before accessing the peripheral registers.



# 6.3 Low-power modes

- AHB and APB peripheral clocks, including DMA clock, can be disabled by software.
- Sleep and Low Power Sleep modes stops the CPU clock. The memory interface clocks (Flash and SRAM1 and SRAM2 interfaces) can be stopped by software during sleep mode. The AHB to APB bridge clocks are disabled by hardware during Sleep mode when all the clocks of the peripherals connected to them are disabled.
- Stop modes (Stop 0, Stop 1 and Stop 2) stops all the clocks in the V<sub>CORE</sub> domain and disables the three PLL, the HSI16, the MSI and the HSE oscillators.
   All U(S)ARTs, LPUARTs and I<sup>2</sup>Cs have the capability to enable the HSI16 oscillator

even when the MCU is in Stop mode (if HSI16 is selected as the clock source for that peripheral).

All U(S)ARTs and LPUARTs can also be driven by the LSE oscillator when the system is in Stop mode (if LSE is selected as clock source for that peripheral) and the LSE oscillator is enabled (LSEON). In that case the LSE remains always ON in Stop mode (they do not have the capability to turn on the LSE oscillator).

 Standby and Shutdown modes stops all the clocks in the V<sub>CORE</sub> domain and disables the PLL, the HSI16, the MSI and the HSE oscillators.

The CPU's deepsleep mode can be overridden for debugging by setting the DBG\_STOP or DBG\_STANDBY bits in the DBGMCU\_CR register.

When leaving the Stop modes (Stop 0, Stop 1 or Stop 2), the system clock is either MSI or HSI16, depending on the software configuration of the STOPWUCK bit in the RCC\_CFGR register. The frequency (range and user trim) of the MSI oscillator is the one configured before entering Stop mode. The user trim of HSI16 is kept. If the MSI was in PLL-mode before entering Stop mode, the PLL-mode stabilization time must be waited for after wakeup even if the LSE was kept ON during the Stop mode.

When leaving the Standby and Shutdown modes, the system clock is MSI. The MSI frequency at wakeup from Standby mode is configured with the MSISRANGE is the RCC\_CSR register, from 1 to 8 MHz. The MSI frequency at wakeup from Shutdown mode is 4 MHz. The user trim is lost.

If a Flash memory programming operation is on going, Stop, Standby and Shutdown modes entry is delayed until the Flash memory interface access is finished. If an access to the APB domain is ongoing, Stop, Standby and Shutdown modes entry is delayed until the APB access is finished.



# 6.4 RCC registers

# 6.4.1 Clock control register (RCC\_CR)

## Address offset: 0x00

Reset value: 0x0000 0063. HSEBYP is cleared upon power-on reset. It is not affected upon other types of reset.

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	PLL SAI2 RDY	PLL SAI2 ON	PLL SAI1 RDY	PLL SAI1 ON	PLL RDY	PLLON	Res.	Res.	Res.	Res.	CSS ON	HSE BYP	HSE RDY	HSE ON
		r	rw	r	rw	r	rw					rs	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	HSI ASFS	HSI RDY	HSI KERON	HSION		MSIRAN	IGE[3:0]		MSI RGSEL	MSI PLLEN	MSI RDY	MSION
				rw	r	rw	rw	rw	rw	rw	rw	rs	rw	r	rw

Bits 31:30 Reserved, must be kept at reset value.

Bit 29 PLLSAI2RDY: SAI2 PLL clock ready flag

Set by hardware to indicate that the PLLSAI2 is locked.

- 0: PLLSAI2 unlocked
- 1: PLLSAI2 locked
- Bit 28 PLLSAI2ON: SAI2 PLL enable

Set and cleared by software to enable PLLSAI2. Cleared by hardware when entering Stop, Standby or Shutdown mode. 0: PLLSAI2 OFF 1: PLLSAI2 ON

#### Bit 27 **PLLSAI1RDY**: SAI1 PLL clock ready flag

Set by hardware to indicate that the PLLSAI1 is locked.

0: PLLSAI1 unlocked

1: PLLSAI1 locked

Bit 26 PLLSAI1ON: SAI1 PLL enable

Set and cleared by software to enable PLLSAI1. Cleared by hardware when entering Stop, Standby or Shutdown mode. 0: PLLSAI1 OFF 1: PLLSAI1 ON

## Bit 25 PLLRDY: Main PLL clock ready flag

Set by hardware to indicate that the main PLL is locked. 0: PLL unlocked 1: PLL locked

# Bit 24 PLLON: Main PLL enable

Set and cleared by software to enable the main PLL.

Cleared by hardware when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the PLL clock is used as the system clock. 0: PLL OFF 1: PLL ON



RM0351 Rev 6

Bits 23:20 Reserved, must be kept at reset value.

Bit 19 **CSSON**: Clock security system enable

Set by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. This bit is set only and is cleared by reset.

0: Clock security system OFF (clock detector OFF)

1: Clock security system ON (Clock detector ON if the HSE oscillator is stable, OFF if not).

#### Bit 18 HSEBYP: HSE crystal oscillator bypass

Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled.

0: HSE crystal oscillator not bypassed

1: HSE crystal oscillator bypassed with external clock

#### Bit 17 HSERDY: HSE clock ready flag

Set by hardware to indicate that the HSE oscillator is stable.

0: HSE oscillator not ready

1: HSE oscillator ready

Note: Once the HSEON bit is cleared, HSERDY goes low after 6 HSE clock cycles.

#### Bit 16 HSEON: HSE clock enable

Set and cleared by software.

Cleared by hardware to stop the HSE oscillator when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.

0: HSE oscillator OFF

1: HSE oscillator ON

- Bits 15:12 Reserved, must be kept at reset value.
  - Bit 11 HSIASFS: HSI16 automatic start from Stop

Set and cleared by software. When the system wakeup clock is MSI, this bit is used to wakeup the HSI16 is parallel of the system wakeup.

0: HSI16 oscillator is not enabled by hardware when exiting Stop mode with MSI as wakeup clock.

1: HSI16 oscillator is enabled by hardware when exiting Stop mode with MSI as wakeup clock.

Bit 10 HSIRDY: HSI16 clock ready flag

Set by hardware to indicate that HSI16 oscillator is stable. This bit is set only when HSI16 is enabled by software by setting HSION.

- 0: HSI16 oscillator not ready
- 1: HSI16 oscillator ready

Note: Once the HSION bit is cleared, HSIRDY goes low after 6 HSI16 clock cycles.

Bit 9 HSIKERON: HSI16 always enable for peripheral kernels.

Set and cleared by software to force HSI16 ON even in Stop modes. The HSI16 can only feed USARTs and I<sup>2</sup>Cs peripherals configured with HSI16 as kernel clock. Keeping the HSI16 ON in Stop mode allows to avoid slowing down the communication speed because of the HSI16 startup time. This bit has no effect on HSION value.

0: No effect on HSI16 oscillator.

1: HSI16 oscillator is forced ON even in Stop mode.



#### Bit 8 HSION: HSI16 clock enable

Set and cleared by software.

Cleared by hardware to stop the HSI16 oscillator when entering Stop, Standby or Shutdown mode.

Set by hardware to force the HSI16 oscillator ON when STOPWUCK=1 or HSIASFS = 1 when leaving Stop modes, or in case of failure of the HSE crystal oscillator.

This bit is set by hardware if the HSI16 is used directly or indirectly as system clock.

- 0: HSI16 oscillator OFF
- 1: HSI16 oscillator ON

#### Bits 7:4 **MSIRANGE[3:0]**: MSI clock ranges

These bits are configured by software to choose the frequency range of MSI when MSIRGSEL is set.12 frequency ranges are available:

- 0000: range 0 around 100 kHz
- 0001: range 1 around 200 kHz
- 0010: range 2 around 400 kHz
- 0011: range 3 around 800 kHz
- 0100: range 4 around 1M Hz
- 0101: range 5 around 2 MHz
- 0110: range 6 around 4 MHz (reset value)
- 0111: range 7 around 8 MHz
- 1000: range 8 around 16 MHz
- 1001: range 9 around 24 MHz
- 1010: range 10 around 32 MHz
- 1011: range 11 around 48 MHz

others: not allowed (hardware write protection)

#### Note: Warning: MSIRANGE can be modified when MSI is OFF (MSION=0) or when MSI is ready (MSIRDY=1). MSIRANGE must NOT be modified when MSI is ON and NOT ready (MSION=1 and MSIRDY=0)

#### Bit 3 MSIRGSEL: MSI clock range selection

Set by software to select the MSI clock range with MSIRANGE[3:0]. Write 0 has no effect. After a standby or a reset MSIRGSEL is at 0 and the MSI range value is provided by MSISRANGE in CSR register.

0: MSI Range is provided by MSISRANGE[3:0] in RCC\_CSR register

1: MSI Range is provided by MSIRANGE[3:0] in the RCC\_CR register

#### Bit 2 MSIPLLEN: MSI clock PLL enable

Set and cleared by software to enable/ disable the PLL part of the MSI clock source. MSIPLLEN must be enabled after LSE is enabled (LSEON enabled) and ready (LSERDY set by hardware). There is a hardware protection to avoid enabling MSIPLLEN if LSE is not ready.

This bit is cleared by hardware when LSE is disabled (LSEON = 0) or when the Clock Security System on LSE detects a LSE failure (refer to RCC\_CSR register). 0: MSI PLL OFF 1: MSI PLL ON

#### Bit 1 MSIRDY: MSI clock ready flag

- This bit is set by hardware to indicate that the MSI oscillator is stable.
- 0: MSI oscillator not ready
- 1: MSI oscillator ready
- Note: Once the MSION bit is cleared, MSIRDY goes low after 6 MSI clock cycles.



Bit 0 MSION: MSI clock enable

This bit is set and cleared by software.

Cleared by hardware to stop the MSI oscillator when entering Stop, Standby or Shutdown mode.

Set by hardware to force the MSI oscillator ON when exiting Standby or Shutdown mode. Set by hardware to force the MSI oscillator ON when STOPWUCK=0 when exiting from Stop modes, or in case of a failure of the HSE oscillator

Set by hardware when used directly or indirectly as system clock.

- 0: MSI oscillator OFF
- 1: MSI oscillator ON

# 6.4.2 Internal clock sources calibration register (RCC\_ICSCR)

Address offset: 0x04

Reset value:

0x10XX 00XX where X is factory-programmed (for STM32L475xx/476xx/486xx devices).

0x40XX 00XX where X is factory-programmed (for STM32L496xx/4A6xx devices).

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.			Н	SITRIM[6	5:0]						HSIC	AL[7:0]			
	rw	rw	rw	rw	rw	rw	rw	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			MSITF	RIM[7:0]							MSIC	AL[7:0]			
rw	rw	rw	rw	rw	rwr	rw	rw	r	r	r	r	r	r	r	r

Bit 31 Reserved, must be kept at reset value.

Bits 30:24 HSITRIM[6:0]: HSI16 clock trimming (only HSITRIM[4:0] on STM32L475xx/476xx/486xx devices)

These bits provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI16.

The default value is 16 for STM32L475xx/476xx/486xx devices and 64 for STM32L496xx/4A6xx devices; when added to the HSICAL value, the default HSITRIM value will trim the HSI16 to 16 MHz  $\pm$  1 %.

#### Bits 23:16 HSICAL[7:0]: HSI16 clock calibration

These bits are initialized at startup with the factory-programmed HSI16 calibration trim value. When HSITRIM is written, HSICAL is updated with the sum of HSITRIM and the factory trim value.

#### Bits 15:8 MSITRIM[7:0]: MSI clock trimming

These bits provide an additional user-programmable trimming value that is added to the MSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the MSI.

#### Bits 7:0 MSICAL[7:0]: MSI clock calibration

These bits are initialized at startup with the factory-programmed MSI calibration trim value. When MSITRIM is written, MSICAL is updated with the sum of MSITRIM and the factory trim value.



# 6.4.3 Clock configuration register (RCC\_CFGR)

Address offset: 0x08

Reset value: 0x0000 0000

Access:  $0 \le$  wait state  $\le 2$ , word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during clock source switch.

From 0 to 15 wait states inserted if the access occurs when the APB or AHB prescalers values update is on going.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	M	COPRE[2	::0]		MCOS	SEL[3:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STOP WUCK	Res.	Р	PRE2[2:0	)]	F	PRE1[2:0	0]		HPRE	[3:0]		SWS	6[1:0]	SW	[1:0]
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

Bit 31 Reserved, must be kept at reset value.

Bits 30:28 MCOPRE[2:0]: Microcontroller clock output prescaler

These bits are set and cleared by software.

It is highly recommended to change this prescaler before MCO output is enabled.

000: MCO is divided by 1

- 001: MCO is divided by 2
- 010: MCO is divided by 4
- 011: MCO is divided by 8
- 100: MCO is divided by 16

Others: not allowed

Bits 27:24 MCOSEL[3:0]: Microcontroller clock output (MCOSEL[2:0] only for

STM32L475xx/476xx/486xx devices)

Set and cleared by software.

0000: MCO output disabled, no clock on MCO

0001: SYSCLK system clock selected

- 0010: MSI clock selected.
- 0011: HSI16 clock selected.
- 0100: HSE clock selected
- 0101: Main PLL clock selected
- 0110: LSI clock selected
- 0111: LSE clock selected

1000: Internal HSI48 clock selected (only for STM32L496xx/4A6xx devices)

Others: Reserved

Note: This clock output may have some truncated cycles at startup or during MCO clock source switching.

Bits 23:16 Reserved, must be kept at reset value.



Bit 15 STOPWUCK: Wakeup from Stop and CSS backup clock selection

Set and cleared by software to select the system clock used when exiting Stop mode. The selected clock is also used as emergency clock for the Clock Security System on HSE. Warning: STOPWUCK must not be modified when the Clock Security System is enabled by HSECSSON in RCC\_CR register and the system clock is HSE (SWS="10") or a switch on HSE is requested (SW="10").

0: MSI oscillator selected as wakeup from stop clock and CSS backup clock.

1: HSI16 oscillator selected as wakeup from stop clock and CSS backup clock

Bit 14 Reserved, must be kept at reset value.

#### Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2)

Set and cleared by software to control the division factor of the APB2 clock (PCLK2).

- 0xx: HCLK not divided
- 100: HCLK divided by 2
- 101: HCLK divided by 4
- 110: HCLK divided by 8
- 111: HCLK divided by 16

Bits 10:8 **PPRE1[2:0]:**APB low-speed prescaler (APB1)

Set and cleared by software to control the division factor of the APB1 clock (PCLK1).

- 0xx: HCLK not divided
- 100: HCLK divided by 2
- 101: HCLK divided by 4 110: HCLK divided by 8
- 111: HCLK divided by 16
- Bits 7:4 HPRE[3:0]: AHB prescaler

Set and cleared by software to control the division factor of the AHB clock.

- **Caution:** Depending on the device voltage range, the software has to set correctly these bits to ensure that the system frequency does not exceed the maximum allowed frequency (for more details please refer to *Section 5.1.8: Dynamic voltage scaling management*). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value has been taken into account.
  - 0xxx: SYSCLK not divided
  - 1000: SYSCLK divided by 2
  - 1001: SYSCLK divided by 4
  - 1010: SYSCLK divided by 8
  - 1011: SYSCLK divided by 16
  - 1100: SYSCLK divided by 64
  - 1101: SYSCLK divided by 128
  - 1110: SYSCLK divided by 256
  - 1111: SYSCLK divided by 512
- Bits 3:2 SWS[1:0]: System clock switch status
  - Set and cleared by hardware to indicate which clock source is used as system clock.
  - 00: MSI oscillator used as system clock
  - 01: HSI16 oscillator used as system clock
  - 10: HSE used as system clock
  - 11: PLL used as system clock



Bits 1:0 SW[1:0]: System clock switch

Set and cleared by software to select system clock source (SYSCLK).

Configured by HW to force MSI oscillator selection when exiting Standby or Shutdown mode. Configured by HW to force MSI or HSI16 oscillator selection when exiting Stop mode or in case of failure of the HSE oscillator, depending on STOPWUCK value.

00: MSI selected as system clock

01: HSI16 selected as system clock

10: HSE selected as system clock

11: PLL selected as system clock

# 6.4.4 PLL configuration register (RCC\_PLLCFGR)

Address offset: 0x0C

Reset value: 0x0000 1000

Access: no wait state, word, half-word and byte access

This register is used to configure the PLL clock outputs according to the formulas:

• f(VCO clock) = f(PLL clock input) × (PLLN / PLLM)

- f(PLL\_P) = f(VCO clock) / PLLP
- f(PLL\_Q) = f(VCO clock) / PLLQ
- f(PLL\_R) = f(VCO clock) / PLLR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PL	LPDIV[4:	:0]		PLLF	R[1:0]	PLL REN	Res.	PLLC	ג[1:0]	PLL QEN	Res.	Res.	PLLP	PLL PEN
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw			rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				PLLN[7:0	0]			Res.	I	PLLM[2:0	]	Res.	Res.	PLLSF	RC[1:0]
	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw			rw	rw

Bits 31:27 **PLLPDIV[4:0]**: Main PLL division factor for PLLSAI2CLK (only for STM32L496xx/4A6xx devices)

Set and cleared by software to control the SAI1 or SAI2 clock frequency. PLLSAI3CLK output clock frequency = VCO frequency / PLLPDIV. 00000: PLLSAI3CLK is controlled by the bit PLLP 00001: Reserved. 00010: PLLSAI3CLK = VCO / 2

11111: PLLSAI3CLK = VCO / 31



Bits 26:25 PLLR[1:0]: Main PLL division factor for PLLCLK (system clock)

Set and cleared by software to control the frequency of the main PLL output clock PLLCLK. This output can be selected as system clock. These bits can be written only if PLL is disabled.

PLLCLK output clock frequency = VCO frequency / PLLR with PLLR = 2, 4, 6, or 8

00: PLLR = 2

01: PLLR = 4

10: PLLR = 6

11: PLLR = 8

- **Caution:** The software has to set these bits correctly not to exceed 80 MHz on this domain.
- Bit 24 PLLREN: Main PLL PLLCLK output enable

Set and reset by software to enable the PLLCLK output of the main PLL (used as system clock).

This bit cannot be written when PLLCLK output of the PLL is used as System Clock. In order to save power, when the PLLCLK output of the PLL is not used, the value of PLLREN should be 0.

- 0: PLLCLK output disable
- 1: PLLCLK output enable

Bit 23 Reserved, must be kept at reset value.

Bits 22:21 PLLQ[1:0]: Main PLL division factor for PLL48M1CLK (48 MHz clock).

Set and cleared by software to control the frequency of the main PLL output clock PLL48M1CLK. This output can be selected for USB, RNG, SDMMC (48 MHz clock). These bits can be written only if PLL is disabled.

PLL48M1CLK output clock frequency = VCO frequency / PLLQ with PLLQ = 2, 4, 6, or 8 00: PLLQ = 2

- 01: PLLQ = 4
- 10: PLLQ = 6
- 11: PLLQ = 8
- **Caution:** The software has to set these bits correctly not to exceed 80 MHz on this domain.
- Bit 20 PLLQEN: Main PLL PLL48M1CLK output enable

Set and reset by software to enable the PLL48M1CLK output of the main PLL. In order to save power, when the PLL48M1CLK output of the PLL is not used, the value of PLLQEN should be 0.

0: PLL48M1CLK output disable

1: PLL48M1CLK output enable

- Bits 19:18 Reserved, must be kept at reset value.
  - Bit 17 PLLP: Main PLL division factor for PLLSAI3CLK (SAI1 and SAI2 clock).

Set and cleared by software to control the frequency of the main PLL output clock PLLSAI3CLK. This output can be selected for SAI1 or SAI2. These bits can be written only if PLL is disabled. (When the PLLPDIVI4:0] is set to "00000" only for STM32L496xx/4A6xx

devices)PLLSAI3CLK output clock frequency = VCO frequency / PLLP with PLLP =7, or 17 0: PLLP = 7

1: PLLP = 17

**Caution:** The software has to set these bits correctly not to exceed 80 MHz on this domain.



Bit 16 **PLLPEN**: Main PLL PLLSAI3CLK output enable

Set and reset by software to enable the PLLSAI3CLK output of the main PLL. In order to save power, when the PLLSAI3CLK output of the PLL is not used, the value of PLLPEN should be 0. 0: PLLSAI3CLK output disable

- 1: PLLSAI3CLK output enable
- Bit 15 Reserved, must be kept at reset value.
- Bits 14:8 PLLN[6:0]: Main PLL multiplication factor for VCO

```
Set and cleared by software to control the multiplication factor of the VCO. These bits can be
written only when the PLL is disabled.
VCO output frequency = VCO input frequency x PLLN with 8 =< PLLN =< 86
0000000: PLLN = 0 wrong configuration
0000001: PLLN = 1 wrong configuration
...
0000111: PLLN = 7 wrong configuration
0001000: PLLN = 8
0001001: PLLN = 8
0001001: PLLN = 8
1010101: PLLN = 85
1010110: PLLN = 85
1010111: PLLN = 87 wrong configuration
...
1111111: PLLN = 127 wrong configuration
```

- **Caution:** The software has to set correctly these bits to assure that the VCO output frequency is between 64 and 344 MHz.
- Bit 7 Reserved, must be kept at reset value.
- Bits 6:4 PLLM: Division factor for the main PLL and audio PLL (PLLSAI1 and PLLSAI2) input clock

Set and cleared by software to divide the PLL, PLLSAI1 and PLLSAI2 input clock before the VCO. These bits can be written only when all PLLs are disabled. VCO input frequency = PLL input clock frequency / PLLM with 1 <= PLLM <= 8 000: PLLM = 1 001: PLLM = 2 010: PLLM = 2 010: PLLM = 3 011: PLLM = 4 100: PLLM = 5 101: PLLM = 6 110: PLLM = 7 111: PLLM = 8

**Caution:** The software has to set these bits correctly to ensure that the VCO input frequency ranges from 4 to 16 MHz.

Bits 3:2 Reserved, must be kept at reset value.



Bits 1:0 PLLSRC: Main PLL, PLLSAI1 and PLLSAI2 entry clock source

Set and cleared by software to select PLL, PLLSAI1 and PLLSAI2 clock source. These bits can be written only when PLL, PLLSAI1 and PLLSAI2 are disabled. In order to save power, when no PLL is used, the value of PLLSRC should be 00. 00: No clock sent to PLL, PLLSAI1 and PLLSAI2

01: MSI clock selected as PLL, PLLSAI1 and PLLSAI2 clock entry

10: HSI16 clock selected as PLL, PLLSAI1 and PLLSAI2 clock entry

11: HSE clock selected as PLL, PLLSAI1 and PLLSAI2 clock entry

# 6.4.5 PLLSAI1 configuration register (RCC\_PLLSAI1CFGR)

Address offset: 0x10

Reset value: 0x0000 1000

Access: no wait state, word, half-word and byte access

This register is used to configure the PLLSAI1 clock outputs according to the formulas:

- f(VCOSAI1 clock) = f(PLL clock input) × (PLLSAI1N / PLLM)
- f(PLLSAI1\_P) = f(VCOSAI1 clock) / PLLSAI1P
- f(PLLSAI1\_Q) = f(VCOSAI1 clock) / PLLSAI1Q
- f(PLLSAI1\_R) = f(VCOSAI1 clock) / PLLSAI1R

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PLLS	Sai1PDIV	<b>/</b> [4:0]		PLLSA	I1R[1:0]	PLL SAI1 REN	Res.	PLLSA	I1Q[1:0]	PLL SAI1 QEN	Res.	Res.	PLL SAI1P	PLL SAI1 PEN
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw			rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.			PL	LSAI1N	[6:0]			Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	rw	rw	rw	rw	rw	rw	rw								



Bits 31:27 **PLLSAI1PDIV[4:0]**: PLLSAI1 division factor for PLLSAI1CLK (only on STM32L496xx/4A6xx devices)

Set and cleared by software to control the SAI1 or SAI2 clock frequency. PLLSAI1CLK output clock frequency = VCOSAI1 frequency / PLLPDIV.

00000: PLLSAI1CLK is controlled by the bit PLLP

00001: Reserved.

00010: PLLSAI1CLK = VCOSAI1 / 2

....

11111: PLLSAI1CLK = VCOSAI1 / 31

Bits 26:25 PLLSAI1R[1:0]: PLLSAI1 division factor for PLLADC1CLK (ADC clock)

Set and cleared by software to control the frequency of the PLLSAI1 output clock PLLADC1CLK. This output can be selected as ADC clock. These bits can be written only if PLLSAI1 is disabled.

PLLADC1CLK output clock frequency = VCOSAI1 frequency / PLLSAI1R with PLLSAI1R = 2, 4, 6, or 8

- 00: PLLSAI1R = 2
- 01: PLLSAI1R = 4
- 10: PLLSAI1R = 6
- 11: PLLSAI1R = 8

#### Bit 24 PLLSAI1REN: PLLSAI1 PLLADC1CLK output enable

Set and reset by software to enable the PLLADC1CLK output of the PLLSAI1 (used as clock for ADC).

In order to save power, when the PLLADC1CLK output of the PLLSAI1 is not used, the value of PLLSAI1REN should be 0.

- 0: PLLADC1CLK output disable
- 1: PLLADC1CLK output enable
- Bit 23 Reserved, must be kept at reset value.
- Bits 22:21 PLLSAI1Q[1:0]: PLLSAI1 division factor for PLL48M2CLK (48 MHz clock)

Set and cleared by software to control the frequency of the PLLSAI1 output clock PLL48M2CLK. This output can be selected for USB, RNG, SDMMC (48 MHz clock). These bits can be written only if PLLSAI1 is disabled.

PLL48M2CLK output clock frequency = VCOSAI1 frequency / PLLQ with PLLQ = 2, 4, 6, or 8

- 00: PLLQ = 2
- 01: PLLQ = 4
- 10: PLLQ = 6
- 11: PLLQ = 8
- **Caution:** The software has to set these bits correctly not to exceed 80 MHz on this domain.
- Bit 20 PLLSAI1QEN: PLLSAI1 PLL48M2CLK output enable

Set and reset by software to enable the PLL48M2CLK output of the PLLSAI1.

In order to save power, when the PLL48M2CLK output of the PLLSAI1 is not used, the value of PLLSAI1QEN should be 0.

- 0: PLL48M2CLK output disable
- 1: PLL48M2CLK output enable

Bits 19:18 Reserved, must be kept at reset value.



```
Bit 17 PLLSAI1P: PLLSAI1 division factor for PLLSAI1CLK (SAI1 or SAI2 clock).
           Set and cleared by software to control the frequency of the PLLSAI1 output clock
           PLLSAI1CLK. This output can be selected for SAI1 or SAI2. These bits can be written only if
           PLLSAI1 is disabled.
           (When the PLLSAI1PDIV[4:0] is set to "00000" only on STM32L496xx/4A6xx
           devices), PLLSAI1CLK output clock frequency = VCOSAI1 frequency / PLLSAI1P with
           PLLSAI1P =7, or 17
           0: PLLSAI1P = 7
           1: PLLSAI1P = 17
  Bit 16 PLLSAI1PEN: PLLSAI1 PLLSAI1CLK output enable
           Set and reset by software to enable the PLLSAI1CLK output of the PLLSAI1.
           In order to save power, when the PLLSAI1CLK output of the PLLSAI1 is not used, the value
           of PLLSAI1PEN should be 0.
           0: PLLSAI1CLK output disable
           1: PLLSAI1CLK output enable
  Bit 15 Reserved, must be kept at reset value.
Bits 14:8 PLLSAI1N[6:0]: PLLSAI1 multiplication factor for VCO
           Set and cleared by software to control the multiplication factor of the VCO. These bits can be
           written only when the PLLSAI1 is disabled.
           VCOSAI1 output frequency = VCOSAI1 input frequency x PLLSAI1N
           with 8 =< PLLSAI1N =< 86
           0000000: PLLSAI1N = 0 wrong configuration
           0000001: PLLSAI1N = 1 wrong configuration
           0000111: PLLSAI1N = 7 wrong configuration
           0001000: PLLSAI1N = 8
           0001001: PLLSAI1N = 9
           ...
           1010101: PLLSAI1N = 85
           1010110: PLLSAI1N = 86
           1010111: PLLSAI1N = 87 wrong configuration
           1111111: PLLSAI1N = 127 wrong configuration
```

**Caution:** The software has to set correctly these bits to ensure that the VCO output frequency is between 64 and 344 MHz.

Bits 7:0 Reserved, must be kept at reset value.



#### RM0351

# 6.4.6 PLLSAI2 configuration register (RCC\_PLLSAI2CFGR)

Address offset: 0x14

Reset value: 0x0000 1000

Access: no wait state, word, half-word and byte access

This register is used to configure the PLLSAI2 clock outputs according to the formulas:

- f(VCOSAI2 clock) = f(PLL clock input) × (PLLSAI2N / PLLM)
- f(PLLSAI2\_P) = f(VCOSAI2 clock) / PLLSAI2P
- f(PLLSAI2\_R) = f(VCOSAI2 clock) / PLLSAI2R

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PLLS	ai2pdiv	[4:0]		PLLSA	I2R[1:0]	PLL SAI2 REN	Res.		LL I2Q	PLL SAI2 QEN	Res.	Res.	PLL SAI2P	PLL SAI2 PEN
rw	rw	rw	rw	rw	rw	rw	rw							rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.			PL	LSAI2N[	6:0]			Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	rw	rw	rw	rw	rw	rw	rw								

Bits 31:27 **PLLSAI2PDIV[4:0]**: PLLSAI2 division factor for PLLSAI2CLK (only on STM32L496xx/4A6xx devices)

Set and cleared by software to control the SAI1 or SAI2 clock frequency. PLLSAI2CLK output clock

frequency = VCOSAI2 frequency / PLLSAI2PDIV.

00000: PLLSAI2CLK is controlled by the bit PLLSAI2P

00001: Reserved.

00010: PLLSAI2CLK = VCOSAI2 / 2

11111: PLLSAI2CLK = VCOSAI2 / 31

Bits 26:25 **PLLSAI2R[1:0]**: PLLSAI2 division factor for PLLADC2CLK (ADC clock)

Set and cleared by software to control the frequency of the PLLSAI2 output clock PLLADC2CLK. This output can be selected as ADC clock. These bits can be written only if PLLSAI2 is disabled.

PLLADC2CLK output clock frequency = VCOSAI2 frequency / PLLSAI2R with PLLSAI2R = 2, 4, 6, or 8

- 00: PLLSAI2R = 2
- 01: PLLSAI2R = 4
- 10: PLLSAI2R = 6
- 11: PLLSAI2R = 8

#### Bit 24 PLLSAI2REN: PLLSAI2 PLLADC2CLK output enable

Set and reset by software to enable the PLLADC2CLK output of the PLLSAI2 (used as clock for ADC).

In order to save power, when the PLLADC2CLK output of the PLLSAI2 is not used, the value of PLLSAI2REN should be 0.

- 0: PLLADC2CLK output disable
- 1: PLLADC2CLK output enable

Bits 23:18 Reserved, must be kept at reset value.



Bit 17 PLLSAI2P: PLLSAI2 division factor for PLLSAI2CLK (SAI1 or SAI2 clock).

Set and cleared by software to control the frequency of the PLLSAI2 output clock PLLSAI2CLK. This output can be selected for SAI1 or SAI2. These bits can be written only if PLLSAI2 is disabled.

(when the PLLSAI2PDIV[4:0] is set to "00000" on STM32L496xx/4A6xx devices), PLLSAI2CLK output clock frequency = VCOSAI2 frequency / PLLSAI2P with PLLSAI2P =7, or 17 0: PLLSAI2P = 7

1: PLLSAI2P = 17

Bit 16 PLLSAI2PEN: PLLSAI2 PLLSAI2CLK output enable

Set and reset by software to enable the PLLSAI2CLK output of the PLLSAI2. In order to save power, when the PLLSAI2CLK output of the PLLSAI2 is not used, the value of PLLSAI2PEN should be 0. 0: PLLSAI2CLK output disable

1: PLLSAI2CLK output enable

Bit 15 Reserved, must be kept at reset value.

Bits 14:8 PLLSAI2N[6:0]: PLLSAI2 multiplication factor for VCO

Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when the PLLSAI2 is disabled.
VCOSAI2 output frequency = VCOSAI2 input frequency x PLLSAI2N
with 8 =< PLLSAI2N =< 86</li>
0000000: PLLSAI2N = 0 wrong configuration
0000001: PLLSAI2N = 1 wrong configuration
...
0000111: PLLSAI2N = 7 wrong configuration
0001000: PLLSAI2N = 8
0001001: PLLSAI2N = 9

1010101: PLLSAI2N = 85 1010110: PLLSAI2N = 86 1010111: PLLSAI2N = 87 wrong configuration

1111111: PLLSAI2N = 127 wrong configuration

**Caution:** The software has to set correctly these bits to ensure that the VCO output frequency is between 64 and 344 MHz.

Bits 7:0 Reserved, must be kept at reset value.

# 6.4.7 Clock interrupt enable register (RCC\_CIER)

Address offset: 0x18

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	HSI48 RDYIE	LSE CSSIE	Res.	PLL SAI2 RDYIE	PLL SAI1 RDYIE	PLL RDYIE	HSE RDYIE	HSI RDYIE	MSI RDYIE	LSE RDYIE	LSI RDYIE
					rw	rw		rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 HSI48RDYIE: HSI48 ready interrupt enable (only on STM32L496xx/4A6xx devices)

Set and cleared by software to enable/disable interrupt caused by the internal HSI48 oscillator.

- 0: HSI48 ready interrupt disabled
- 1: HSI48 ready interrupt enabled

#### Bit 9 **LSECSSIE**: LSE clock security system interrupt enable

Set and cleared by software to enable/disable interrupt caused by the clock security system on LSE.

- 0: Clock security interrupt caused by LSE clock failure disabled
- 1: Clock security interrupt caused by LSE clock failure enabled
- Bit 8 Reserved, must be kept at reset value.

#### Bit 7 PLLSAI2RDYIE: PLLSAI2 ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by PLLSAI2 lock.

- 0: PLLSAI2 lock interrupt disabled
- 1: PLLSAI2 lock interrupt enabled

#### Bit 6 PLLSAI1RDYIE: PLLSAI1 ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by PLSAI1L lock. 0: PLLSAI1 lock interrupt disabled 1: PLLSAI1 lock interrupt enabled

#### Bit 5 **PLLRDYIE**: PLL ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by PLL lock.

- 0: PLL lock interrupt disabled
- 1: PLL lock interrupt enabled

#### Bit 4 HSERDYIE: HSE ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization.

- 0: HSE ready interrupt disabled
- 1: HSE ready interrupt enabled

#### Bit 3 HSIRDYIE: HSI16 ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the HSI16 oscillator stabilization.

- 0: HSI16 ready interrupt disabled
- 1: HSI16 ready interrupt enabled



#### Bit 2 MSIRDYIE: MSI ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the MSI oscillator stabilization.

0: MSI ready interrupt disabled

1: MSI ready interrupt enabled

#### Bit 1 LSERDYIE: LSE ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization.

0: LSE ready interrupt disabled

- 1: LSE ready interrupt enabled
- Bit 0 LSIRDYIE: LSI ready interrupt enable

Set and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization.

0: LSI ready interrupt disabled

1: LSI ready interrupt enabled

# 6.4.8 Clock interrupt flag register (RCC\_CIFR)

Address offset: 0x1C

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	HSI48 RDYF	LSE CSSF	CSSF		PLLSAI 1RDYF	PLL RDYF	HSE RDYF	HSI RDYF	MSI RDYF	LSE RDYF	LSI RDYF
						r	r	r	r	r	r	r	r	r	r

Bits 31:11 Reserved, must be kept at reset value.

Bit 10 HSI48RDYF: HSI48 ready interrupt flag (only on STM32L496xx/4A6xx devices) Set by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set in a response to setting the HSI48ON (refer to *Clock recovery RC register (RCC\_CRRCR)*). Cleared by software setting the HSI48RDYC bit.

- 0: No clock ready interrupt caused by the HSI48 oscillator
- 1: Clock ready interrupt caused by the HSI48 oscillator

# Bit 9 LSECSSF: LSE Clock security system interrupt flag Set by hardware when a failure is detected in the LSE oscillator. Cleared by software setting the LSECSSC bit. 0: No clock security interrupt caused by LSE clock failure 1: Clock security interrupt caused by LSE clock failure

#### Bit 8 **CSSF**: Clock security system interrupt flag

Set by hardware when a failure is detected in the HSE oscillator. Cleared by software setting the CSSC bit.

- 0: No clock security interrupt caused by HSE clock failure
- 1: Clock security interrupt caused by HSE clock failure



Bit 7	PLLSAI2RDYF: PLLSAI2 ready interrupt flag Set by hardware when the PLLSAI2 locks and PLLSAI2RDYDIE is set. Cleared by software setting the PLLSAI2RDYC bit. 0: No clock ready interrupt caused by PLLSAI2 lock 1: Clock ready interrupt caused by PLLSAI2 lock
Bit 6	<ul> <li>PLLSAI1RDYF: PLLSAI1 ready interrupt flag</li> <li>Set by hardware when the PLLSAI1 locks and PLLSAI1RDYDIE is set.</li> <li>Cleared by software setting the PLLSAI1RDYC bit.</li> <li>0: No clock ready interrupt caused by PLLSAI1 lock</li> <li>1: Clock ready interrupt caused by PLLSAI1 lock</li> </ul>
Bit 5	<ul> <li>PLLRDYF: PLL ready interrupt flag</li> <li>Set by hardware when the PLL locks and PLLRDYDIE is set.</li> <li>Cleared by software setting the PLLRDYC bit.</li> <li>0: No clock ready interrupt caused by PLL lock</li> <li>1: Clock ready interrupt caused by PLL lock</li> </ul>
Bit 4	<ul> <li>HSERDYF: HSE ready interrupt flag</li> <li>Set by hardware when the HSE clock becomes stable and HSERDYDIE is set.</li> <li>Cleared by software setting the HSERDYC bit.</li> <li>0: No clock ready interrupt caused by the HSE oscillator</li> <li>1: Clock ready interrupt caused by the HSE oscillator</li> </ul>
Bit 3	<ul> <li>HSIRDYF: HSI16 ready interrupt flag</li> <li>Set by hardware when the HSI16 clock becomes stable and HSIRDYDIE is set in a response to setting the HSI0N (refer to <i>Clock control register (RCC_CR)</i>). When HSION is not set but the HSI16 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.</li> <li>Cleared by software setting the HSIRDYC bit.</li> <li>0: No clock ready interrupt caused by the HSI16 oscillator</li> <li>1: Clock ready interrupt caused by the HSI16 oscillator</li> </ul>
Bit 2	<ul> <li>MSIRDYF: MSI ready interrupt flag</li> <li>Set by hardware when the MSI clock becomes stable and MSIRDYDIE is set.</li> <li>Cleared by software setting the MSIRDYC bit.</li> <li>0: No clock ready interrupt caused by the MSI oscillator</li> <li>1: Clock ready interrupt caused by the MSI oscillator</li> </ul>
Bit 1	<ul> <li>LSERDYF: LSE ready interrupt flag</li> <li>Set by hardware when the LSE clock becomes stable and LSERDYDIE is set.</li> <li>Cleared by software setting the LSERDYC bit.</li> <li>0: No clock ready interrupt caused by the LSE oscillator</li> <li>1: Clock ready interrupt caused by the LSE oscillator</li> </ul>
<b>D</b> '' 0	

## Bit 0 LSIRDYF: LSI ready interrupt flag

Set by hardware when the LSI clock becomes stable and LSIRDYDIE is set. Cleared by software setting the LSIRDYC bit.

- 0: No clock ready interrupt caused by the LSI oscillator
- 1: Clock ready interrupt caused by the LSI oscillator

#### 6.4.9 Clock interrupt clear register (RCC\_CICR)

## Address offset: 0x20

Reset value: 0x0000 0000



#### Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	HSI48 RDYC	LSE CSSC	CSSC	PLLSAI 2RDYC		PLL RDYC	HSE RDYC	HSI RDYC	MSI RDYC	LSE RDYC	LSI RDYC
						w	w	w	w	w	w	w	w	w	w

#### Bits 31:11 Reserved, must be kept at reset value.

- Bit 10 HSI48RDYC: HSI48 oscillator ready interrupt clear (only on STM32L496xx/4A6xx devices) This bit is set by software to clear the HSI48RDYF flag.
  - 0: No effect
  - 1: Clear the HSI48RDYC flag
- Bit 9 **LSECSSC**: LSE Clock security system interrupt clear
  - This bit is set by software to clear the LSECSSF flag.
  - 0: No effect
  - 1: Clear LSECSSF flag
- Bit 8 **CSSC**: Clock security system interrupt clear
  - This bit is set by software to clear the CSSF flag.
  - 0: No effect
  - 1: Clear CSSF flag
- Bit 7 PLLSAI2RDYC: PLLSAI2 ready interrupt clear
  - This bit is set by software to clear the  $\ensuremath{\mathsf{PLLSAI2RDYF}}$  flag.
  - 0: No effect
  - 1: Clear PLLSAI2RDYF flag

#### Bit 6 PLLSAI1RDYC: PLLSAI1 ready interrupt clear

This bit is set by software to clear the PLLSAI1RDYF flag.

- 0: No effect
- 1: Clear PLLSAI1RDYF flag

#### Bit 5 PLLRDYC: PLL ready interrupt clear

This bit is set by software to clear the PLLRDYF flag.

- 0: No effect
- 1: Clear PLLRDYF flag

#### Bit 4 **HSERDYC**: HSE ready interrupt clear

This bit is set by software to clear the HSERDYF flag.

- 0: No effect
- 1: Clear HSERDYF flag

#### Bit 3 HSIRDYC: HSI16 ready interrupt clear

This bit is set software to clear the HSIRDYF flag.

- 0: No effect
- 1: Clear HSIRDYF flag



#### Bit 2 MSIRDYC: MSI ready interrupt clear

- This bit is set by software to clear the MSIRDYF flag.
- 0: No effect
- 1: MSIRDYF cleared

#### Bit 1 LSERDYC: LSE ready interrupt clear

- This bit is set by software to clear the LSERDYF flag.
- 0: No effect
- 1: LSERDYF cleared

#### Bit 0 LSIRDYC: LSI ready interrupt clear

- This bit is set by software to clear the LSIRDYF flag.
- 0: No effect
- 1: LSIRDYF cleared

## 6.4.10 AHB1 peripheral reset register (RCC\_AHB1RSTR)

#### Address offset: 0x28

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DMA2 DRST	TSC RST
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRC RST	Res.	Res.	Res.	FLASH RST	Res.	Res.	Res.	Res.	Res.	Res.	DMA2 RST	DMA1 RST

Bits 31:1817 Reserved, must be kept at reset value.

- Bit 17 **DMA2DRST**: DMA2D reset (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software
  - 0: No effect
  - 1: Reset DMA2D
- Bit 16 TSCRST: Touch Sensing Controller reset

Set and cleared by software.

- 0: No effect
- 1: Reset TSC

Bits 15:13 Reserved, must be kept at reset value.

- Bit 12 CRCRST: CRC reset
  - Set and cleared by software.
  - 0: No effect
  - 1: Reset CRC
- Bits 11:9 Reserved, must be kept at reset value.



Bit 8 FLASHRST: Flash memory interface reset

Set and cleared by software. This bit can be activated only when the Flash memory is in power down mode.

0: No effect

1: Reset Flash memory interface

- Bits 7:2 Reserved, must be kept at reset value.
  - Bit 1 **DMA2RST**: DMA2 reset

Set and cleared by software. 0: No effect

1: Reset DMA2

Bit 0 **DMA1RST**: DMA1 reset Set and cleared by software. 0: No effect

1: Reset DMA1

## 6.4.11 AHB2 peripheral reset register (RCC\_AHB2RSTR)

Address offset: 0x2C

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNG RST	HASH RST	AES RST
													rw	rw	rw
						-			•						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 DCMIRST	13 ADC RST	12 OTGFS RST	11 Res.	10 Res.	9 Res.	8 GPIOIR ST	7 GPIOH RST	6 GPIOG RST	5 GPIOF RST	4 GPIOE RST	3 GPIOD RST	2 GPIOC RST	1 GPIOB RST	0 GPIOA RST

Bits 31:19 Reserved, must be kept at reset value.

Bit 18 RNGRST: Random number generator reset

Set and cleared by software.

- 0: No effect
- 1: Reset RNG
- Bit 17 **HASHRST:** Hash reset (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software.
  - 0: No effect
  - 1: Reset HASH
- Bit 16 **AESRST**: AES hardware accelerator reset

Set and cleared by software.

- 0: No effect
- 1: Reset AES
- Bit 15 Reserved, must be kept at reset value.



Bit 14 **DCMIRST**: Digital Camera Interface reset (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: No effect
- 1: Reset DCMI interface
- Bit 13 ADCRST: ADC reset

Set and cleared by software.

- 0: No effect
- 1: Reset ADC interface

#### Bit 12 OTGFSRST: USB OTG FS reset

- Set and cleared by software.
- 0: No effect
- 1: Reset USB OTG FS
- Bits 11:9 Reserved, must be kept at reset value.
  - Bit 8 **GPIOIRST**: IO port I reset (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software
    - 0: No effect
    - 1: Reset IO port I
  - Bit 7 GPIOHRST: IO port H reset
    - Set and cleared by software.
    - 0: No effect
    - 1: Reset IO port H
  - Bit 6 **GPIOGRST**: IO port G reset

Set and cleared by software. 0: No effect

- 1: Reset IO port G
- Bit 5 **GPIOFRST**: IO port F reset Set and cleared by software. 0: No effect 1: Reset IO port F
- Bit 4 **GPIOERST**: IO port E reset Set and cleared by software. 0: No effect 1: Reset IO port E
- Bit 3 **GPIODRST**: IO port D reset Set and cleared by software. 0: No effect 1: Reset IO port D



#### Bit 2 **GPIOCRST**: IO port C reset

Set and cleared by software.

- 0: No effect
- 1: Reset IO port C

#### Bit 1 **GPIOBRST**: IO port B reset

- Set and cleared by software.
  - 0: No effect
  - 1: Reset IO port B
- Bit 0 **GPIOARST**: IO port A reset
  - Set and cleared by software. 0: No effect
  - 1: Reset IO port A

## 6.4.12 AHB3 peripheral reset register (RCC\_AHB3RSTR)

#### Address offset: 0x30

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	QSPI RST	Res.	FMC RST												
															rw

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 **QSPIRST**: QUADSPI1 memory interface reset

- Set and cleared by software.
- 0: No effect
- 1: Reset QUADSPI
- Bits 7:1 Reserved, must be kept at reset value.
  - Bit 0 FMCRST: Flexible memory controller reset
    - Set and cleared by software.
    - 0: No effect
    - 1: Reset FMC

## 6.4.13 APB1 peripheral reset register 1 (RCC\_APB1RSTR1)

Address offset: 0x38

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPTIM1 RST	OPAMP RST	DAC1 RST	PWR RST	Res.	CAN2R ST	CAN1 RST	CRSRS T	I2C3R ST	I2C2 RST	I2C1 RST	UART5 RST	UART4 RST	USART3 RST	USART2 RST	Res.
rw	rw	rw	rw		rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 SPI3 RST	14 SPI2 RST	13 Res.	12 Res.	11 Res.	10 Res.	9 LCD RST	8 Res.	7 Res.	6 Res.	5 TIM7 RST	4 TIM6 RST	3 TIM5 RST	2 TIM4 RST	1 TIM3 RST	0 TIM2 RST

### Bit 31 LPTIM1RST: Low Power Timer 1 reset

Set and cleared by software.

0: No effect

1: Reset LPTIM1

Bit 30 OPAMPRST: OPAMP interface reset

Set and cleared by software.

0: No effect

1: Reset OPAMP interface

Bit 29 DAC1RST: DAC1 interface reset

Set and cleared by software.

0: No effect

1: Reset DAC1 interface

Bit 28 PWRRST: Power interface reset

Set and cleared by software.

0: No effect

1: Reset PWR

Bit 27 Reserved, must be kept at reset value.

Bit 26 **CAN2RST**: CAN2 reset (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software

- 0: No effect
- 1: Reset CAN2

Bit 25 CAN1RST: CAN1 reset

Set and reset by software.

0: No effect

1: Reset the CAN1

- Bit 24 **CRSRST**: CRS reset (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software.
  - 0: No effect
  - 1: Reset the CRS
- Bit 23 I2C3RST: I2C3 reset

Set and reset by software.

- 0: No effect
- 1: Reset I2C3
- Bit 22 I2C2RST: I2C2 reset

Set and cleared by software.

- 0: No effect
- 1: Reset I2C2



Bit 21 I2C1RST: I2C1 reset

Set and cleared by software.

- 0: No effect
- 1: Reset I2C1
- Bit 20 UART5RST: UART5 reset Set and cleared by software. 0: No effect 1: Reset UART5
- Bit 19 UART4RST: UART4 reset Set and cleared by software. 0: No effect 1: Reset UART4
- Bit 18 USART3RST: USART3 reset Set and cleared by software. 0: No effect 1: Reset USART3
- Bit 17 USART2RST: USART2 reset Set and cleared by software. 0: No effect 1: Reset USART2
- Bit 16 Reserved, must be kept at reset value.
- Bit 15 **SPI3RST**: SPI3 reset Set and cleared by software. 0: No effect 1: Reset SPI3
- Bit 14 SPI2RST: SPI2 reset Set and cleared by software. 0: No effect 1: Reset SPI2
- Bits 13:10 Reserved, must be kept at reset value.
  - Bit 9 LCDRST: LCD interface reset

Set and cleared by software.

0: No effect

1: Reset LCD

- Bits 8:6 Reserved, must be kept at reset value.
  - Bit 5 TIM7RST: TIM7 timer reset

Set and cleared by software. 0: No effect 1: Reset TIM7

Bit 4 **TIM6RST**: TIM6 timer reset

Set and cleared by software. 0: No effect

1: Reset TIM6



- Bit 3 **TIM5RST**: TIM5 timer reset
  - Set and cleared by software.
  - 0: No effect
  - 1: Reset TIM5
- Bit 2 **TIM4RST**: TIM3 timer reset Set and cleared by software.
  - 0: No effect
  - 1: Reset TIM3
- Bit 1 **TIM3RST**: TIM3 timer reset Set and cleared by software. 0: No effect 1: Reset TIM3
- Bit 0 **TIM2RST**: TIM2 timer reset Set and cleared by software. 0: No effect 1: Reset TIM2

# 6.4.14 APB1 peripheral reset register 2 (RCC\_APB1RSTR2)

Address offset: 0x3C

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	LPTIM2 RST	Res.	Res.	SWP MI1 RST	I2C4 RST	LP UART1 RST									
										rw			rw	rw	rw

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 LPTIM2RST: Low-power timer 2 reset

Set and cleared by software. 0: No effect

1: Reset LPTIM2

Bits 4:3 Reserved, must be kept at reset value.



- Bit 2 SWPMI1RST: Single wire protocol reset
  - Set and cleared by software.
  - 0: No effect
  - 1: Reset SWPMI1
- Bit 1 **I2C4RST**: I2C4 reset (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software 0: No effect
  - 1: Reset I2C4
- Bit 0 LPUART1RST: Low-power UART 1 reset
  - Set and cleared by software.
  - 0: No effect
  - 1: Reset LPUART1

## 6.4.15 APB2 peripheral reset register (RCC\_APB2RSTR)

#### Address offset: 0x40

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSD M1 RST	Res.	SAI2 RST	SAI1 RST	Res.	Res.	TIM17 RST	TIM16 RST	TIM15 RST
							rw		rw	rw			rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	USART 1 RST	TIM8 RST	SPI1 RST	TIM1 RST	SD MMC1 RST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYS CFG RST

Bits 31:25 Reserved, must be kept at reset value.

Bit 24 DFSDM1RST: Digital filters for sigma-delta modulators (DFSDM1) reset

- Set and cleared by software.
- 0: No effect
- 1: Reset DFSDM1
- Bit 23 Reserved, must be kept at reset value.
- Bit 22 SAI2RST: Serial audio interface 2 (SAI2) reset

Set and cleared by software.

- 0: No effect
- 1: Reset SAI2
- Bit 21 **SAI1RST**: Serial audio interface 1 (SAI1) reset Set and cleared by software.
  - 0: No effect
  - 1: Reset SAI1

Bits 20:19 Reserved, must be kept at reset value.



- Bit 18 **TIM17RST**: TIM17 timer reset Set and cleared by software.
  - 0: No effect
  - 1: Reset TIM17 timer
- Bit 17 **TIM16RST**: TIM16 timer reset Set and cleared by software. 0: No effect
  - 1: Reset TIM16 timer
- Bit 16 **TIM15RST**: TIM15 timer reset Set and cleared by software. 0: No effect 1: Reset TIM15 timer
- Bit 15 Reserved, must be kept at reset value.
- Bit 14 USART1RST: USART1 reset Set and cleared by software. 0: No effect 1: Reset USART1
- Bit 13 **TIM8RST**: TIM8 timer reset Set and cleared by software. 0: No effect 1: Reset TIM8 timer
- Bit 12 **SPI1RST**: SPI1 reset Set and cleared by software. 0: No effect 1: Reset SPI1
- Bit 11 **TIM1RST**: TIM1 timer reset

Set and cleared by software.

- 0: No effect
- 1: Reset TIM1 timer

#### Bit 10 SDMMC1RST: SDMMC reset

Set and cleared by software.

- 0: No effect
- 1: Reset SDMMC
- Bits 9:1 Reserved, must be kept at reset value.
  - Bit 0 SYSCFGRST: SYSCFG + COMP + VREFBUF reset
    - 0: No effect
    - 1: Reset SYSCFG + COMP + VREFBUF

## 6.4.16 AHB1 peripheral clock enable register (RCC\_AHB1ENR)

Address offset: 0x48

Reset value: 0x0000 0100

Access: no wait state, word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DMA2D EN	TSC EN
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res.	Res.	CRCEN	Res.	Res.	Res.	FLASH	Res.	Res.	Res.	Res.	Res.	Res.	DMA2	DMA1
Res.	Res.	1105.	CROEN	1.65.	1.63.	1.63.	EN	1.005.	1.005.	1.005.	1.005.	1.63.	1.05.	EN	EN

Bits 31:18 Reserved, must be kept at reset value.

- Bit 17 DMA2DEN: DMA2D clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices)
  - Set and cleared by software
  - 0: DMA2D clock disabled
  - 1: DMA2D clock enabled
- Bit 16 TSCEN: Touch Sensing Controller clock enable
  - Set and cleared by software.
  - 0: TSC clock disable
  - 1: TSC clock enable
- Bits 15:13 Reserved, must be kept at reset value.
  - Bit 12 CRCEN: CRC clock enable
    - Set and cleared by software.
    - 0: CRC clock disable
    - 1: CRC clock enable
  - Bits 11:9 Reserved, must be kept at reset value.
    - Bit 8 FLASHEN: Flash memory interface clock enable

Set and cleared by software. This bit can be disabled only when the Flash is in power down mode.

- 0: Flash memory interface clock disable
- 1: Flash memory interface clock enable
- Bits 7:2 Reserved, must be kept at reset value.
  - Bit 1 DMA2EN: DMA2 clock enable
    - Set and cleared by software.
    - 0: DMA2 clock disable
    - 1: DMA2 clock enable
  - Bit 0 DMA1EN: DMA1 clock enable
    - Set and cleared by software.
    - 0: DMA1 clock disable
    - 1: DMA1 clock enable





# 6.4.17 AHB2 peripheral clock enable register (RCC\_AHB2ENR)

Address offset: 0x4C

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNG EN	HASHE N	AESEN (1)
													rw	rw	rw
15								•			•	•	-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	DCMIE N	-	12 OTGFS EN	11 Res.	10 Res.	9 Res.	8 GPIOIE N	7 GPIOH EN	-	5 GPIOF EN	4 GPIOE EN	3 GPIOD EN	2 GPIOC EN	1 GPIOB EN	0 GPIOA EN

1. Available on STM32L42xxx, STM32L44xxx and STM32L46xxx devices only.

Bits 31:19 Reserved, must be kept at reset value.

- Bit 18 RNGEN: Random Number Generator clock enable
  - Set and cleared by software.
  - 0: Random Number Generator clock disabled
  - 1: Random Number Generator clock enabled
- Bit 17 HASHEN: HASH clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices)
  - Set and cleared by software
  - 0: HASH clock disabled
  - 1: HASH clock enabled
- Bit 16 AESEN: AES accelerator clock enable
  - Set and cleared by software.
  - 0: AES clock disabled
  - 1: AES clock enabled
- Bit 15 Reserved, must be kept at reset value.
- Bit 14 DCMIEN: DCMI clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices)
  - Set and cleared by software
  - 0: DCMI clock disabled
  - 1: DCMI clock enabled
- Bit 13 **ADCEN:** ADC clock enable

Set and cleared by software. 0: ADC clock disabled

- 1: ADC clock enabled
- Bit 12 OTGFSEN: OTG full speed clock enable

Set and cleared by software.

- 0: USB OTG full speed clock disabled
- 1: USB OTG full speed clock enabled
- Bits 11:9 Reserved, must be kept at reset value.



- Bit 8 **GPIOIEN**: IO port I clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software
  - 0: IO port I clock disabled
  - 1: IO port I clock enabled
- Bit 7 **GPIOHEN:** IO port H clock enable Set and cleared by software. 0: IO port H clock disabled 1: IO port H clock enabled
- Bit 6 **GPIOGEN:** IO port G clock enable Set and cleared by software. 0: IO port G clock disabled 1: IO port G clock enabled
- Bit 5 **GPIOFEN:** IO port F clock enable Set and cleared by software. 0: IO port F clock disabled 1: IO port F clock enabled
- Bit 4 **GPIOEEN:** IO port E clock enable Set and cleared by software. 0: IO port E clock disabled 1: IO port E clock enabled
- Bit 3 **GPIODEN:** IO port D clock enable Set and cleared by software. 0: IO port D clock disabled 1: IO port D clock enabled
- Bit 2 **GPIOCEN:** IO port C clock enable Set and cleared by software. 0: IO port C clock disabled 1: IO port C clock enabled
- Bit 1 **GPIOBEN:** IO port B clock enable Set and cleared by software. 0: IO port B clock disabled 1: IO port B clock enabled
- Bit 0 **GPIOAEN:** IO port A clock enable Set and cleared by software. 0: IO port A clock disabled 1: IO port A clock enabled

## 6.4.18 AHB3 peripheral clock enable register(RCC\_AHB3ENR)

Address offset: 0x50

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	QSPI EN	Res.	FMC EN												
							rw								rw

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 **QSPIEN**: Quad SPI memory interface clock enable

Set and cleared by software.

- 0: QUADSPI clock disable
- 1: QUADSPI clock enable

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 **FMCEN**: Flexible memory controller clock enable

Set and cleared by software.

- 0: FMC clock disable
- 1: FMC clock enable

## 6.4.19 APB1 peripheral clock enable register 1 (RCC\_APB1ENR1)

#### Address: 0x58

Reset value: 0x0000 0400 (for STM32L496xx/4A6xx devices) 0x0000 0000 (for STM32L475xx/476xx/486xx devices)

Access: no wait state, word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPTIM1 EN	OPAMP EN	DAC1 EN	PWR EN	Res.	CAN2 EN	CAN1 EN	CRSEN	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN <sup>(1)</sup>	USART3 EN	USART2 EN	Res.
rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Res.	Res.	WWD GEN	RTCA PBEN	LCD EN	Res.	Res.	Res.	TIM7 EN	TIM6EN	TIM5EN	TIM4EN	TIM3EN	TIM2 EN

1. Available on STM32L45xxx and STM32L46xxx devices only.



- Bit 31 LPTIM1EN: Low power timer 1 clock enable
  - Set and cleared by software.
  - 0: LPTIM1 clock disabled
  - 1: LPTIM1 clock enabled
- Bit 30 **OPAMPEN**: OPAMP interface clock enable Set and cleared by software. 0: OPAMP interface clock disabled 1: OPAMP interface clock enabled
- Bit 29 **DAC1EN**: DAC1 interface clock enable Set and cleared by software. 0: DAC1 interface clock disabled 1: DAC1 interface clock enabled
- Bit 28 **PWREN**: Power interface clock enable Set and cleared by software. 0: Power interface clock disabled 1: Power interface clock enabled
- Bit 27 Reserved, must be kept at reset value.
- Bit 26 **CAN2EN**: CAN2 clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices) Set and cleared by software
  - 0: CAN2 clock disabled
  - 1: CAN2 clock enabled
- Bit 25 **CAN1EN:** CAN1 clock enable Set and cleared by software. 0: CAN1 clock disabled 1: CAN1 clock enabled
  - T. CAN'T CLOCK Enabled
- Bit 24 **CRSEN**: Clock Recovery System clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices)
  - Set and cleared by software
  - 0: CRS clock disabled
  - 1: CRS clock enabled
- Bit 23 **I2C3EN**: I2C3 clock enable Set and cleared by software. 0: I2C3 clock disabled 1: I2C3 clock enabled
- Bit 22 **I2C2EN**: I2C2 clock enable Set and cleared by software. 0: I2C2 clock disabled 1: I2C2 clock enabled
- Bit 21 **I2C1EN**: I2C1 clock enable Set and cleared by software. 0: I2C1 clock disabled 1: I2C1 clock enabled
- Bit 20 **UART5EN**: UART5 clock enable Set and cleared by software. 0: UART5 clock disabled 1: UART5 clock enabled



Bit 19 UART4EN: UART4 clock enable

Set and cleared by software.

- 0: UART4 clock disabled
- 1: UART4 clock enabled
- Bit 18 USART3EN: USART3 clock enable Set and cleared by software. 0: USART3 clock disabled 1: USART3 clock enabled
- Bit 17 USART2EN: USART2 clock enable Set and cleared by software. 0: USART2 clock disabled 1: USART2 clock enabled
- Bit 16 Reserved, must be kept at reset value.
- Bit 15 **SPI3EN**: SPI3 clock enable

Set and cleared by software. 0: SPI3 clock disabled 1: SPI3 clock enabled

- Bit 14 **SPI2EN**: SPI2 clock enable Set and cleared by software. 0: SPI2 clock disabled 1: SPI2 clock enabled
- Bits 13:12 Reserved, must be kept at reset value.
  - Bit 11 WWDGEN: Window watchdog clock enable

Set by software to enable the window watchdog clock. Reset by hardware system reset. This bit can also be set by hardware if the WWDG\_SW option bit is reset.

- 0: Window watchdog clock disabled
- 1: Window watchdog clock enabled
- Bit 10 **RTCAPBEN**: RTC APB clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software 0: RTC APB clock disabled 1: RTC APB clock enabled

Bit 9 LCDEN: LCD clock enable

Set and cleared by software. 0: LCD clock disabled

- 1: LCD clock enabled
- Bits 8:6 Reserved, must be kept at reset value.
  - Bit 5 TIM7EN: TIM7 timer clock enable

Set and cleared by software.

- 0: TIM7 clock disabled
- 1: TIM7 clock enabled
- Bit 4 TIM6EN: TIM6 timer clock enable

Set and cleared by software.

- 0: TIM6 clock disabled
- 1: TIM6 clock enabled



- Bit 3 **TIM5EN**: TIM5 timer clock enable Set and cleared by software.
  - 0: TIM5 clock disabled
    - 1: TIM5 clock enabled
- Bit 2 **TIM4EN**: TIM4 timer clock enable Set and cleared by software. 0: TIM4 clock disabled 1: TIM4 clock enabled
- Bit 1 **TIM3EN**: TIM3 timer clock enable Set and cleared by software. 0: TIM3 clock disabled 1: TIM3 clock enabled
- Bit 0 TIM2EN: TIM2 timer clock enable
  - Set and cleared by software.
  - 0: TIM2 clock disabled
  - 1: TIM2 clock enabled

## 6.4.20 APB1 peripheral clock enable register 2 (RCC\_APB1ENR2)

Address offset: 0x5C

Reset value: 0x00000 0000

Access: no wait state, word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	LPTIM2 EN	Res.	Res.	SWP MI1 EN	I2C4EN	LP UART1 EN									
													rw	rw	rw

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 LPTIM2EN Low power timer 2 clock enable

Set and cleared by software.

0: LPTIM2 clock disable

1: LPTIM2 clock enable

Bits 4:3 Reserved, must be kept at reset value.



- Bit 2 SWPMI1EN: Single wire protocol clock enable
  - Set and cleared by software.
  - 0: SWPMI1 clock disable
  - 1: SWPMI1 clock enable
- Bit 1 I2C4EN: I2C4 clock enable (This bit is reserved for STM32L475xx/476xx/486xx devices)
  - Set and cleared by software
  - 0: I2C4 clock disabled
  - 1: I2C4 clock enabled
- Bit 0 LPUART1EN: Low power UART 1 clock enable
  - Set and cleared by software.
  - 0: LPUART1 clock disable
  - 1: LPUART1 clock enable



## 6.4.21 APB2 peripheral clock enable register (RCC\_APB2ENR)

Address: 0x60

Reset value: 0x0000 0000

Access: word, half-word and byte access

*Note:* When the peripheral clock is not active, the peripheral registers read or write access is not supported.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSD M1 EN	Res.	SAI2 EN	SAI1 EN <sup>(1)</sup>	Res.	Res.	TIM 17EN	TIM16 EN	TIM15 EN
							rw		rw	rw			rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 USART 1 EN	13 TIM8 EN	12 SPI1 EN	11 TIM1 EN	10 SD MMC1 EN	9 Res.	8 Res.	7 FW EN	6 Res.	5 Res.	4 Res.	3 Res.	2 Res.	1 Res.	0 SYS CFGEN

1. Not available on STM32L41xxx/42xxx devices.

Bits 31:25 Reserved, must be kept at reset value.

#### Bit 24 **DFSDM1EN**: DFSDM1 timer clock enable

Set and cleared by software.

- 0: DFSDM1 clock disabled
- 1: DFSDM1 clock enabled
- Bits 23 Reserved, must be kept at reset value.
- Bit 22 SAI2EN: SAI2 clock enable
  - Set and cleared by software.
  - 0: SAI2 clock disabled
  - 1: SAI2 clock enabled
- Bit 21 SAI1EN: SAI1 clock enable
  - Set and cleared by software.
  - 0: SAI1 clock disabled
  - 1: SAI1 clock enabled
- Bits 20:19 Reserved, must be kept at reset value.
  - Bit 18 **TIM17EN**: TIM17 timer clock enable Set and cleared by software. 0: TIM17 timer clock disabled 1: TIM17 timer clock enabled
  - Bit 17 TIM16EN: TIM16 timer clock enable
    - Set and cleared by software. 0: TIM16 timer clock disabled 1: TIM16 timer clock enabled
  - Bit 16 TIM15EN: TIM15 timer clock enable
    - Set and cleared by software.
    - 0: TIM15 timer clock disabled
    - 1: TIM15 timer clock enabled



- Bit 15 Reserved, must be kept at reset value.
- Bit 14 USART1EN: USART1clock enable Set and cleared by software. 0: USART1clock disabled 1: USART1clock enabled
- Bit 13 TIM8EN: TIM8 timer clock enable Set and cleared by software. 0: TIM8 timer clock disabled 1: TIM8 timer clock enabled
- Bit 12 **SPI1EN**: SPI1 clock enable Set and cleared by software. 0: SPI1 clock disabled 1: SPI1 clock enabled
- Bit 11 **TIM1EN**: TIM1 timer clock enable Set and cleared by software. 0: TIM1 timer clock disabled 1: TIM1P timer clock enabled
- Bit 10 SDMMC1EN: SDMMC clock enable
  - Set and cleared by software. 0: SDMMC clock disabled 1: SDMMC clock enabled
- Bits 9:8 Reserved, must be kept at reset value.
  - Bit 7 FWEN: Firewall clock enable
    Set by software, reset by hardware. Software can only write 1. A write at 0 has no effect.
    0: Firewall clock disabled
    1: Firewall clock enabled
- Bits 6:1 Reserved, must be kept at reset value.
  - Bit 0 SYSCFGEN: SYSCFG + COMP + VREFBUF clock enable Set and cleared by software. 0: SYSCFG + COMP + VREFBUF clock disabled 1: SYSCFG + COMP + VREFBUF clock enabled

# 6.4.22 AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC\_AHB1SMENR)

Address offset: 0x68

Reset value: 0x0003 1303 (for STM32L496xx/4A6xx devices)

0x0001 1303 (for STM32L475xx/476xx/486xx devices)

Access: no wait state, word, half-word and byte access



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DMA2D SMEN	TSC SMEN
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 CRCSMEN	11 Res.	10 Res.	9 SRAM1 SMEN	8 FLASH SMEN	7 Res.	6 Res.	5 Res.	4 Res.	3 Res.	2 Res.	1 DMA2 SMEN	0 DMA1 SMEN

- Bits 31:18 Reserved, must be kept at reset value.
  - Bit 17 **DMA2DSMEN**: DMA2D clock enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: DMA2D clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: DMA2D clocks enabled by the clock  $gating^{(1)}$  during Sleep and Stop modes
- Bit 16 **TSCSMEN**: Touch Sensing Controller clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: TSC clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: TSC clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bits 15:13 Reserved, must be kept at reset value.
  - Bit 12 **CRCSMEN**: CRC clocks enable during Sleep and Stop modes
    - Set and cleared by software.
    - 0: CRC clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
    - 1: CRC clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bits 11:10 Reserved, must be kept at reset value.
  - Bit 9 SRAM1SMEN: SRAM1 interface clocks enable during Sleep and Stop modes
    - Set and cleared by software.
    - 0: SRAM1 interface clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SRAM1 interface clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - Bit 8 **FLASHSMEN**: Flash memory interface clocks enable during Sleep and Stop modes Set and cleared by software.
    - 0: Flash memory interface clocks disabled by the clock  $\operatorname{gating}^{(1)}\operatorname{during}$  Sleep and Stop modes

1: Flash memory interface clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bits 7:2 Reserved, must be kept at reset value.
  - Bit 1 **DMA2SMEN**: DMA2 clocks enable during Sleep and Stop modes

Set and cleared by software during Sleep mode.

- 0: DMA2 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: DMA2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 0 DMA1SMEN: DMA1 clocks enable during Sleep and Stop modes

Set and cleared by software.

- 0: DMA1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: DMA1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.



# 6.4.23 AHB2 peripheral clocks enable in Sleep and Stop modes register (RCC\_AHB2SMENR)

Address offset: 0x6C

Reset value: 0x0007 73FF (for STM32L496xx/4A6xx devices)

0x0005 32FF (for STM32L475xx/476xx/486xx devices)

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNG SMEN	HASHS MEN	AES SMEN
													rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 DCMIS MEN	13 ADC SMEN	12 OTGFS SMEN		10 Res.	-	8 GPIOIS MEN	7 GPIOH SMEN	-	5 GPIOF SMEN	4 GPIOE SMEN	3 GPIOD SMEN	2 GPIOC SMEN	1 GPIOB SMEN	0 GPIOA SMEN

Bits 31:19 Reserved, must be kept at reset value.

Bit 18 **RNGSMEN:** Random Number Generator clocks enable during Sleep and Stop modes Set and cleared by software.

0: Random Number Generator clocks disabled by the clock gating during Sleep and Stop modes

1: Random Number Generator clocks enabled by the clock gating during Sleep and Stop modes

Bit 17 **HASHSMEN**: HASH clock enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: HASH clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: HASH clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 16 **AESSMEN:** AES accelerator clocks enable during Sleep and Stop modes

Set and cleared by software.

0: AES clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: AES clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 15 Reserved, must be kept at reset value.
- Bit 14 **DCMISMEN**: DCMI clock enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: DCMI clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: DCMI clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 13 ADCSMEN: ADC clocks enable during Sleep and Stop modes

Set and cleared by software.

0: ADC clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

1: ADC clocks enabled by the clock gating  $^{\left( 1\right) }$  during Sleep and Stop modes



- Bit 12 **OTGFSSMEN:** OTG full speed clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: USB OTG full speed clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: USB OTG full speed clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bits 11:10 Reserved, must be kept at reset value.
  - Bit 9 SRAM2SMEN: SRAM2 interface clocks enable during Sleep and Stop modes
    - Set and cleared by software.
    - 0: SRAM2 interface clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SRAM2 interface clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - Bit 8 **GPIOISMEN**: IO port I clocks enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: IO port I clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: IO port I clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 7 GPIOHSMEN: IO port H clocks enable during Sleep and Stop modes

Set and cleared by software.

- 0: IO port H clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: IO port H clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 6 **GPIOGSMEN:** IO port G clocks enable during Sleep and Stop modes

Set and cleared by software.

- 0: IO port G clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: IO port G clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 5 GPIOFSMEN: IO port F clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: IO port F clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: IO port F clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 4 GPIOESMEN: IO port E clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: IO port E clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: IO port E clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 3 GPIODSMEN: IO port D clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: IO port D clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: IO port D clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 2 GPIOCSMEN: IO port C clocks enable during Sleep and Stop modes

Set and cleared by software.

0: IO port C clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: IO port C clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 1 GPIOBSMEN: IO port B clocks enable during Sleep and Stop modes

Set and cleared by software.

0: IO port B clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: IO port B clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 0 GPIOASMEN: IO port A clocks enable during Sleep and Stop modes

Set and cleared by software.

0: IO port A clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: IO port A clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes



RM0351

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

# 6.4.24 AHB3 peripheral clocks enable in Sleep and Stop modes register (RCC\_AHB3SMENR)

Address offset: 0x70

Reset value: 0x00000 0101

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	QSPI SMEN	Res.	FMC SMEN												
							rw								rw

Bits 31:9 Reserved, must be kept at reset value.

Bit 8 **QSPISMEN** Quad SPI memory interface clocks enable during Sleep and Stop modes

Set and cleared by software.

0: QUADSPI clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

1: QUADSPI clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 **FMCSMEN**: Flexible memory controller clocks enable during Sleep and Stop modes Set and cleared by software.

0: FMC clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

1: FMC clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

# 6.4.25 APB1 peripheral clocks enable in Sleep and Stop modes register 1 (RCC\_APB1SMENR1)

Address: 0x78

Reset value: 0xF7FE CE3F (for STM32L496xx/4A6xx devices)

0xF2FE CA3F (for STM32L475xx/476xx/486xx devices)

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPTIM1 SMEN	OPAMP SMEN	DAC1 SMEN	PWR SMEN	Res.	CAN2 SMEN	CAN1 SMEN	CRSS MEN	I2C3 SMEN	I2C2 SMEN	I2C1 SMEN	UART5 SMEN	UART4 SMEN	USART3 SMEN	USART2 SMEN	Res.
rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 SMEN	SPI2 SMEN	Res.	Res.	WWDG SMEN	RTCA PBSM EN	LCD SMEN	Res.	Res.	Res.	TIM7 SMEN	TIM6 SMEN	TIM5 SMEN	TIM4 SMEN	TIM3 SMEN	TIM2 SMEN
	0				EIN										



- Bit 31 LPTIM1SMEN: Low power timer 1 clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: LPTIM1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: LPTIM1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 30 **OPAMPSMEN**: OPAMP interface clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: OPAMP interface clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: OPAMP interface clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 29 DAC1SMEN: DAC1 interface clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: DAC1 interface clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: DAC1 interface clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 28 PWRSMEN: Power interface clocks enable during Sleep and Stop modes

Set and cleared by software.

0: Power interface clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: Power interface clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 27 Reserved, must be kept at reset value.
- Bit 26 **CAN2SMEN**: CAN2 clocks enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: CAN2 clocks disabled by the clock gating(1) during Sleep and Stop modes
- 1: CAN2 clocks enabled by the clock gating(1) during Sleep and Stop modes
- Bit 25 CAN1SMEN: CAN1 clocks enable during Sleep and Stop modes

Set and cleared by software.

0: CAN1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: CAN1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 24 **CRSSMEN**: CRS clock enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software.

- 0: CRS clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: CRS clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 23 **I2C3SMEN**: I2C3 clocks enable during Sleep and Stop modes

Set and cleared by software.

0: I2C3 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
 1: I2C3 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 22 **I2C2SMEN**: I2C2 clocks enable during Sleep and Stop modes Set and cleared by software.

> 0: I2C2 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: I2C2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 21 **I2C1SMEN**: I2C1 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: I2C1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: I2C1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes



- Bit 20 **UART5SMEN**: UART5 clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: UART5 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: UART5 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 19 UART4SMEN: UART4 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: UART4 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: UART4 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 18 USART3SMEN: USART3 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: USART3 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: USART3 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 17 USART2SMEN: USART2 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
    - 0: USART2 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: USART2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 16 Reserved, must be kept at reset value.
- Bit 15 **SPI3SMEN**: SPI3 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: SPI3 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SPI3 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 14 SPI2SMEN: SPI2 clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: SPI2 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SPI2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bits 13:12 Reserved, must be kept at reset value.
  - Bit 11 WWDGSMEN: Window watchdog clocks enable during Sleep and Stop modes

Set and cleared by software. This bit is forced to '1' by hardware when the hardware WWDG option is activated.

0: Window watchdog clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: Window watchdog clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 10 RTCAPBSMEN: RTC APB clock enable during Sleep and Stop modes
  - (This bit is reserved for STM32L475xx/476xx/486xx devices)
    - Set and cleared by software

0: RTC APB clock disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: RTC APB clock enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 9 **LCDSMEN**: LCD clocks enable during Sleep and Stop modes

Set and cleared by software.

- 0: LCD clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: LCD clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bits 8:6 Reserved, must be kept at reset value.
  - Bit 5 TIM7SMEN: TIM7 timer clocks enable during Sleep and Stop modes

Set and cleared by software.

0: TIM7 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM7 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes



- Bit 4 TIM6SMEN: TIM6 timer clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: TIM6 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM6 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 3 TIM5SMEN: TIM5 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: TIM5 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM5 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 2 TIM4SMEN: TIM4 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: TIM4 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: TIM4 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 1 TIM3SMEN: TIM3 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: TIM3 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM3 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 0 TIM2SMEN: TIM2 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: TIM2 clocks disabled by the clock gating $^{(1)}_{...}$  during Sleep and Stop modes
  - 1: TIM2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

#### 6.4.26 APB1 peripheral clocks enable in Sleep and Stop modes register 2 (RCC APB1SMENR2)

Address offset: 0x7C

Reset value: 0x0000 0027 (for STM32L496xx/4A6xx devices)

#### 0x0000 0025 (for STM32L475xx/476xx/486xx devices)

### Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	LPTIM 2SMEN	Res.	Res.	SWP MI1 SMEN	I2C4S MEN	LP UART1 SMEN									
										rw			rw	rw	rw

Bits 31:6 Reserved, must be kept at reset value.

- Bit 5 LPTIM2SMEN Low power timer 2 clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: LPTIM2 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: LPTIM2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bits 4:3 Reserved, must be kept at reset value.



- Bit 2 **SWPMI1SMEN**: Single wire protocol clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: SWPMI1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SWPMI1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1. Swewin clocks enabled by the clock gating of during Sleep and Stop modes
- Bit 1 **I2C4SMEN**: I2C4 clocks enable during Sleep and Stop modes (This bit is reserved for STM32L475xx/476xx/486xx devices)

Set and cleared by software

- 0: I2C4 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1: I2C4 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 0 LPUART1SMEN: Low power UART 1 clocks enable during Sleep and Stop modes Set and cleared by software.
  - 0: LPUART1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: LPUART1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- 1. This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.



# 6.4.27 APB2 peripheral clocks enable in Sleep and Stop modes register (RCC\_APB2SMENR)

Address: 0x80

Reset value: 0x0167 7C01

Access: word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSD M1 SMEN	Res.	SAI2 SMEN	SAI1 SMEN (1)	Res.	Res.	TIM17 SMEN	TIM16 SMEN	TIM15 SMEN
							rw		rw	rw			rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	USART1 SMEN	TIM8 SMEN	SPI1 SMEN	TIM1 SMEN	SD MMC1 SMEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYS CFG SMEN
	rw	rw	rw	rw	rw										rw

1. Not available on STM3L41xxx and STM32L42xxx.

Bits 3125 Reserved, must be kept at reset value.

- Bit 24 **DFSDM1SMEN**: DFSDM1 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: DFSDM1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: DFSDM1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 23 Reserved, must be kept at reset value.

Bit 22 SAI2SMEN: SAI2 clocks enable during Sleep and Stop modes

Set and cleared by software.

0: SAI2 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SAI2 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 21 SAI1SMEN: SAI1 clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: SAI1 clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: SAI1 clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bits 20:19 Reserved, must be kept at reset value.
  - Bit 18 TIM17SMEN: TIM17 timer clocks enable during Sleep and Stop modes
    - Set and cleared by software.

0: TIM17 timer clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM17 timer clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

- Bit 17 TIM16SMEN: TIM16 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.

0: TIM16 timer clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM16 timer clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 16 TIM15SMEN: TIM15 timer clocks enable during Sleep and Stop modes

Set and cleared by software.

0: TIM15 timer clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM15 timer clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

Bit 15 Reserved, must be kept at reset value.



- Bit 14 **USART1SMEN**: USART1clocks enable during Sleep and Stop modes
  - Set and cleared by software. 0: USART1clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: USART1clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 13 TIM8SMEN: TIM8 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: TIM8 timer clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: TIM8 timer clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 12 SPI1SMEN: SPI1 clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: SPI1 clocks disabled by the clock gating during<sup>(1)</sup> Sleep and Stop modes
  - 1: SPI1 clocks enabled by the clock gating during<sup>(1)</sup> Sleep and Stop modes
- Bit 11 TIM1SMEN: TIM1 timer clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: TIM1 timer clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes 1: TIM1P timer clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bit 10 **SDMMC1SMEN**: SDMMC clocks enable during Sleep and Stop modes
  - Set and cleared by software.
  - 0: SDMMC clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
  - 1: SDMMC clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes
- Bits 9:1 Reserved, must be kept at reset value.
  - Bit 0 SYSCFGSMEN: SYSCFG + COMP + VREFBUF clocks enable during Sleep and Stop modes

Set and cleared by software. 0: SYSCFG + COMP + VREFBUF clocks disabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

1: SYSCFG + COMP + VREFBUF clocks enabled by the clock gating<sup>(1)</sup> during Sleep and Stop modes

 This register only configures the clock gating, not the clock source itself. Most of the peripherals are clocked by a single clock (AHB or APB clock), which is always disabled in Stop mode. In this case setting the bit has no effect in Stop mode.

## 6.4.28 Peripherals independent clock configuration register (RCC\_CCIPR)

Address: 0x88

Reset value: 0x0000 0000

Access: no wait states, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DFSDM 1 SEL	SWP MI1 SEL	ADCS	EL[1:0]	CLK48S	SEL[1:0]	SAI2SI	EL[1:0]	SAI1SI	EL[1:0]	LPTIM2	SEL[1:0]	LPTIM1	SEL[1:0	I2C3SI	EL[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2C2S	EL[1:0]	I2C1S	EL[1:0]	-	LPUART1SEL [1:0]		5SEL :0]	UART [1:		USAR [1	T3SEL :0]	USAR [1:	-	USAR <sup>-</sup> [1:	-
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



#### Bit 31 **DFSDM1SEL**: DFSDM1 clock source selection

This bit is set and cleared by software to select the DFSDM1 clock source.

0: APB2 (PCLK2) selected as DFSDM1 clock

1: System clock (SYSCLK) used as DFSDM1 clock

#### Bit 30 SWPMI1SEL: SWPMI1 clock source selection

This bit is set and cleared by software to select the SWPMI1 clock source.

0: APB1 (PCLK1) selected as SWPMI1 clock

1: HSI16 clock selected as SWPMI1 clock

#### Bits 29:28 **ADCSEL[1:0]**: ADCs clock source selection

These bits are set and cleared by software to select the clock source used by the ADC interface.

00: No clock selected

- 01: PLLSAI1 "R" clock (PLLADC1CLK) selected as ADCs clock
- 10: PLLSAI2 "R" clock (PLLADC2CLK) selected as ADCs clock
- 11: System clock selected as ADCs clock

#### Bits 27:26 CLK48SEL[1:0]: 48 MHz clock source selection

These bits are set and cleared by software to select the 48 MHz clock source used by USB OTG FS, RNG and SDMMC.

00: HSI48 clock selected as 48 MHz clock (only for STM32L496xx/4A6xx devices, otherwise no clock selected)

01: PLLSAI1 "Q" clock (PLL48M2CLK) selected as 48 MHz clock

10: PLL "Q" clock (PLL48M1CLK) selected as 48 MHz clock

11: MSI clock selected as 48 MHz clock

#### Bits 25:24 SAI2SEL[1:0]: SAI2 clock source selection

These bits are set and cleared by software to select the SAI2 clock source.

00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI2 clock

01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI2 clock

10: PLL "P" clock (PLLSAI3CLK) selected as SAI2 clock

11: External input SAI2\_EXTCLK selected as SAI2 clock

**Caution:** If the selected clock is the external clock, it is not possible to switch to another clock if the external clock is not present.

#### Bits 23:22 SAI1SEL[1:0]: SAI1 clock source selection

These bits are set and cleared by software to select the SAI1 clock source.

00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI1 clock

01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI1 clock

10: PLL "P" clock (PLLSAI3CLK) selected as SAI1 clock

11: External input SAI1\_EXTCLK selected as SAI1 clock

- **Caution:** If the selected clock is the external clock, it is not possible to switch to another clock if the external clock is not present.
- Bits 21:20 LPTIM2SEL[1:0]: Low power timer 2 clock source selection

These bits are set and cleared by software to select the LPTIM2 clock source.

00: PCLK selected as LPTIM2 clock

- 01: LSI clock selected as LPTIM2 clock
- 10: HSI16 clock selected as LPTIM2 clock
- 11: LSE clock selected as LPTIM2 clock



#### Bits 19:18 LPTIM1SEL[1:0]: Low power timer 1 clock source selection

These bits are set and cleared by software to select the LPTIM1 clock source.

00: PCLK selected as LPTIM1 clock

- 01: LSI clock selected as LPTIM1 clock
- 10: HSI16 clock selected as LPTIM1 clock
- 11: LSE clock selected as LPTIM1 clock

#### Bits 17:16 I2C3SEL[1:0]: I2C3 clock source selection

These bits are set and cleared by software to select the I2C3 clock source.

00: PCLK selected as I2C3 clock

- 01: System clock (SYSCLK) selected as I2C3 clock
- 10: HSI16 clock selected as I2C3 clock
- 11: Reserved

#### Bits 15:14 I2C2SEL[1:0]: I2C2 clock source selection

These bits are set and cleared by software to select the I2C2 clock source.

00: PCLK selected as I2C2 clock

- 01: System clock (SYSCLK) selected as I2C2 clock
- 10: HSI16 clock selected as I2C2 clock
- 11: Reserved

Bits 13:12 I2C1SEL[1:0]: I2C1 clock source selection

These bits are set and cleared by software to select the I2C1 clock source.

00: PCLK selected as I2C1 clock

- 01: System clock (SYSCLK) selected as I2C1 clock
- 10: HSI16 clock selected as I2C1 clock
- 11: Reserved

#### Bits 11:10 LPUART1SEL[1:0]: LPUART1 clock source selection

These bits are set and cleared by software to select the LPUART1 clock source.

00: PCLK selected as LPUART1 clock

01: System clock (SYSCLK) selected as LPUART1 clock

- 10: HSI16 clock selected as LPUART1 clock
- 11: LSE clock selected as LPUART1 clock

#### Bits 9:8 UART5SEL[1:0]: UART5 clock source selection

These bits are set and cleared by software to select the UART5 clock source.

00: PCLK selected as UART5 clock

- 01: System clock (SYSCLK) selected as UART5 clock
- 10: HSI16 clock selected as UART5 clock
- 11: LSE clock selected as UART5 clock

#### Bits 7:6 UART4SEL[1:0]: UART4 clock source selection

This bit is set and cleared by software to select the UART4 clock source.

00: PCLK selected as UART4 clock

- 01: System clock (SYSCLK) selected as UART4 clock
- 10: HSI16 clock selected as UART4 clock
- 11: LSE clock selected as UART4 clock



#### Bits 5:4 USART3SEL[1:0]: USART3 clock source selection

- This bit is set and cleared by software to select the USART3 clock source.
- 00: PCLK selected as USART3 clock
- 01: System clock (SYSCLK) selected as USART3 clock
- 10: HSI16 clock selected as USART3 clock
- 11: LSE clock selected as USART3 clock

#### Bits 3:2 **USART2SEL[1:0]**: USART2 clock source selection

- This bit is set and cleared by software to select the USART2 clock source.
- 00: PCLK selected as USART2 clock
- 01: System clock (SYSCLK) selected as USART2 clock
- 10: HSI16 clock selected as USART2 clock
- 11: LSE clock selected as USART2 clock

#### Bits 1:0 **USART1SEL[1:0]**: USART1 clock source selection

This bit is set and cleared by software to select the USART1 clock source.

- 00: PCLK selected as USART1 clock
- 01: System clock (SYSCLK) selected as USART1 clock
- 10: HSI16 clock selected as USART1 clock
- 11: LSE clock selected as USART1 clock

## 6.4.29 Backup domain control register (RCC\_BDCR)

Address offset: 0x90

Reset value: 0x0000 0000, reset by Backup domain Reset, except LSCOSEL, LSCOEN and BDRST which are reset only by Backup domain power-on reset. Access:  $0 \le$  wait state  $\le 3$ , word, half-word and byte access Wait states are inserted in case of successive accesses to this register.

Note: The bits of the Backup domain control register (RCC\_BDCR) are outside of the V<sub>CORE</sub> domain. As a result, after Reset, these bits are write-protected and the DBP bit in the Section 5.4.1: Power control register 1 (PWR\_CR1) has to be set before these can be modified. Refer to Section 5.1.5: Battery backup domain on page 156 for further information. These bits (except LSCOSEL, LSCOEN and BDRST) are only reset after a Backup domain Reset (see Section 6.1.3: Backup domain reset). Any internal or external Reset will not have any effect on these bits.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	LSCO SEL	LSCO EN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BDRST
						rw	rw								rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 RTC EN	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 RTCSI	-	7 Res.	6 LSE CSSD	5 LSE CSSON		3 RV[1:0]	2 LSE BYP	1 LSE RDY	0 LSEON



- Bits 31:26 Reserved, must be kept at reset value.
  - Bit 25 LSCOSEL: Low speed clock output selection
    - Set and cleared by software.
    - 0: LSI clock selected
    - 1: LSE clock selected
  - Bit 24 **LSCOEN**: Low speed clock output enable

Set and cleared by software.

0: Low speed clock output (LSCO) disable

- 1: Low speed clock output (LSCO) enable
- Bits 23:17 Reserved, must be kept at reset value.
  - Bit 16 BDRST: Backup domain software reset
    - Set and cleared by software.
    - 0: Reset not activated
    - 1: Reset the entire Backup domain
  - Bit 15 RTCEN: RTC clock enable

Set and cleared by software.

- 0: RTC clock disabled
- 1: RTC clock enabled
- Bits 14:10 Reserved, must be kept at reset value.
  - Bits 9:8 RTCSEL[1:0]: RTC clock source selection

Set by software to select the clock source for the RTC. Once the RTC clock source has been selected, it cannot be changed anymore unless the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is set). The BDRST bit can be used to reset them. 00: No clock

- 01: LSE oscillator clock used as RTC clock
- 10: LSI oscillator clock used as RTC clock
- 11: HSE oscillator clock divided by 32 used as RTC clock
- Bit 7 Reserved, must be kept at reset value.
- Bit 6 LSECSSD CSS on LSE failure Detection

Set by hardware to indicate when a failure has been detected by the Clock Security System on the external 32 kHz oscillator (LSE).

0: No failure detected on LSE (32 kHz oscillator)

1: Failure detected on LSE (32 kHz oscillator)

## Bit 5 LSECSSON CSS on LSE enable

Set by software to enable the Clock Security System on LSE (32 kHz oscillator). LSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected. Once enabled this bit cannot be disabled, except after a LSE failure detection (LSECSSD

- =1). In that case the software MUST disable the LSECSSON bit.
- 0: CSS on LSE (32 kHz external oscillator) OFF
- 1: CSS on LSE (32 kHz external oscillator) ON



#### Bits 4:3 LSEDRV[1:0] LSE oscillator drive capability

- Set by software to modulate the LSE oscillator's drive capability.
- 00: 'Xtal mode' lower driving capability
- 01: 'Xtal mode' medium low driving capability
- 10: 'Xtal mode' medium high driving capability
- 11: 'Xtal mode' higher driving capability
- The oscillator is in Xtal mode when it is not in bypass mode.

#### Bit 2 LSEBYP: LSE oscillator bypass

Set and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32 kHz oscillator is disabled (LSEON=0 and LSERDY=0).

- 0: LSE oscillator not bypassed
- 1: LSE oscillator bypassed

## Bit 1 LSERDY: LSE oscillator ready

Set and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles.

0: LSE oscillator not ready

- 1: LSE oscillator ready
- Bit 0 LSEON: LSE oscillator enable
  - Set and cleared by software.
  - 0: LSE oscillator OFF
  - 1: LSE oscillator ON

## 6.4.30 Control/status register (RCC\_CSR)

## Address: 0x94

Reset value: 0x0C00 0600, reset by system Reset, except reset flags by power Reset only.

Access:  $0 \le$  wait state  $\le 3$ , word, half-word and byte access

Wait states are inserted in case of successive accesses to this register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPWR RSTF	WWDG RSTF	IWWG RSTF	SFT RSTF	BOR RSTF	PIN RSTF	OBL RSTF	FW RSTF	RMVF	Res.	Res.	Res.	Res.	Res.	Res.	Res.
r	r	r	r	r	r	r	r	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	4	0
		10	12		10	9	0	1	0	5	4	3	2	1	0
Res.	Res.	Res.	Res.		-	9 NGE[3:0]	-	Res.	Res.	Res.	Res.	Res.	Z Res.	LSI RDY	LSION



#### Bit 31 LPWRRSTF: Low-power reset flag

Set by hardware when a reset occurs due to illegal Stop, Standby or Shutdown mode entry. Cleared by writing to the RMVF bit.

- 0: No illegal mode reset occurred
- 1: Illegal mode reset occurred

#### Bit 30 WWDGRSTF: Window watchdog reset flag

Set by hardware when a window watchdog reset occurs.

Cleared by writing to the RMVF bit.

- 0: No window watchdog reset occurred
- 1: Window watchdog reset occurred

## Bit 29 IWDGRSTF: Independent window watchdog reset flag

Set by hardware when an independent watchdog reset domain occurs. Cleared by writing to the RMVF bit.

- 0: No independent watchdog reset occurred
- 1: Independent watchdog reset occurred

#### Bit 28 SFTRSTF: Software reset flag

Set by hardware when a software reset occurs. Cleared by writing to the RMVF bit. 0: No software reset occurred

1: Software reset occurred

#### Bit 27 BORRSTF: BOR flag

Set by hardware when a BOR occurs. Cleared by writing to the RMVF bit. 0: No BOR occurred 1: BOR occurred

#### Bit 26 **PINRSTF**: Pin reset flag

Set by hardware when a reset from the NRST pin occurs.

- Cleared by writing to the RMVF bit.
- 0: No reset from NRST pin occurred
- 1: Reset from NRST pin occurred

#### Bit 25 OBLRSTF: Option byte loader reset flag

Set by hardware when a reset from the Option Byte loading occurs. Cleared by writing to the RMVF bit.

- 0: No reset from Option Byte loading occurred
- 1: Reset from Option Byte loading occurred

## Bit 24 FWRSTF: Firewall reset flag

Set by hardware when a reset from the firewall occurs. Cleared by writing to the RMVF bit. 0: No reset from the firewall occurred 1: Reset from the firewall occurred

#### Bit 23 **RMVF**: Remove reset flag

Set by software to clear the reset flags.

- 0: No effect
- 1: Clear the reset flags
- Bits 22:12 Reserved, must be kept at reset value.



Bits 11:8 MSISRANGE[3:1] MSI range after Standby mode

Set by software to chose the MSI frequency at startup. This range is used after exiting Standby mode until MSIRGSEL is set. After a pad or a power-on reset, the range is always 4 MHz. MSISRANGE can be written only when MSIRGSEL = '1'. 0100: Range 4 around 1 MHz

0101: Range 5 around 2 MHz

0101: Range 6 around 4 MHz (reset value)

0111: Range 7 around 8 MHz

others: Reserved

### Note: Changing the MSISRANGE does not change the current MSI frequency.

Bits 7:2 Reserved, must be kept at reset value.

Bit 1 LSIRDY: LSI oscillator ready

Set and cleared by hardware to indicate when the LSI oscillator is stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles. This bit can be set even if LSION = 0 if the LSI is requested by the Clock Security System on LSE, by the Independent Watchdog or by the RTC.

0: LSI oscillator not ready

1: LSI oscillator ready

Bit 0 LSION: LSI oscillator enable

Set and cleared by software. 0: LSI oscillator OFF

1: LSI oscillator ON

## 6.4.31 Clock recovery RC register (RCC\_CRRCR)<sup>(a)</sup>

### Address: 0x98

Reset value: 0x0000 XXX0 where X is factory-programmed.

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			HS	SI48CAL[8	3:0]				Res.	Res.	Res.	Res.	Res.	HSI48 RDY	HSI48 ON
r	r	r	r	r,	r,	r,	r,	r						r,	rw

Bits 31:16 Reserved, must be kept at reset value

Bits 15:7 HSI48CAL[8:0]: HSI48 clock calibration

These bits are initialized at startup with the factory-programmed HSI48 calibration trim value. They are ready only.



a. Register is present on L496/L4A6 devices only.

Bits 6:2 Reserved, must be kept at reset value

Bit 1 HSI48RDY: HSI48 clock ready flag

Set by hardware to indicate that HSI48 oscillator is stable. This bit is set only when HSI48 is enabled by software by setting HSI48ON.

- 0: HSI48 oscillator not ready
- 1: HSI48 oscillator ready

Bit 0 HSI48ON: HSI48 clock enable

Set and cleared by software. Cleared by hardware to stop the HSI48 when entering in Stop, Standby or Shutdown modes. 0: HSI48 oscillator OFF 1: HSI48 oscillator ON

# 6.4.32 Peripherals independent clock configuration register (RCC\_CCIPR2)<sup>(a)</sup>

Address: 0x9C

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access

Wait states are inserted in case of successive accesses to this register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res.	14 Res.	13 Res.	12 Res.	11 Res.	10 Res.	9 Res.	8 Res.	7 Res.	6 Res.	5 Res.	4 Res.	3 Res.	2 Res.	1 I2C4SI	0 EL[1:0]

Bits 31:2 Reserved, must be kept at reset value.

Bits 1:0 I2C4SEL[1:0]: I2C4 clock source selection

These bits are set and cleared by software to select the I2C4 clock source.

- 00: PCLK selected as I2C4 clock
- 01: System clock (SYSCLK) selected as I2C4 clock
- 10: HSI16 clock selected as I2C4 clock
- 11: reserved

## 6.4.33 RCC register map

The following table gives the RCC register map and the reset values.

a. Register is present on L496/L4A6 devices only.



Table 34. RCC register map and reset values

Off- set	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	7	-	0
0x00	RCC_CR	Res.	Res.	<b>PLLSAI2RDY</b>	<b>PLLSAI2ON</b>	<b>PLLSAI1RDY</b>	PLLSAI10N	PLLRDY	PLLON	Res.	Res.	Res.	Res.	CSSON	HSEBYP	HSERDY	HSEON	Res.	Res.	Res.	Res.	HSIASFS	HSIRDY	HSIKERON	HSION	M	E	RAN E :0]	IG	MSIRGSEL	<b>MSIPLLEN</b>	MSIRDY	MSION
	Reset value			0	0	0	0	0	0					0	0	0	0					0	0	0	0	0	1	1	0	0	0	1	1
	RCC_ICSCR	Res.		HS	SIT	RIN	M[6	:0]				HS	ICA	\L[]	7:0]				Ν	ISI	TR	IM	[7:0	)]			ſ	ИS	ICA	۹L[	7:0 <u>:</u>	I	
0x04	Reset value <sup>(1)</sup>		0	0	1	0	0	0	0	х	х	х	х	х	х	х	х	0	0	0	0	0	0	0	0	х	х	х	х	х	х	х	х
	Reset value <sup>(2)</sup>		1	0	0	0	0	0	0	х	х	х	х	х	х	х	х	0	0	0	0	0	0	0	0	х	х	х	х	х	х	х	х
0x08	RCC_CFGR	Res.		ICC RE 2:0		М		DSE :0]	EL	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	STOPWUCK	Res.		PRI 2:0			PRI 2:0		HF	PRI	Ξ[3	:0]	SV [1:		S\ [1:	
	Reset value		0	0	0	0	0	0	0									0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	RCC_PLL CFGR	ΡL	LF	יוסי	V[4	:0]	PL [1]	LR :0]	PLLREN	Res.		L ג :0]	PLLQEN	Res.	Res.	PLLP	PLLPEN	Res.				LL 6:0		-		Res.		LLI 2:0		Res.	Res.	PL SF [1:	c
	Reset value	0	0	0	0	0	0		0		0	0	0			0	0		0	0	1	0	0	0	0		0	0	0			0	0
0x10	RCC_ PLLSAI1 CFGR	PI		SAI V 4:0		DI	PI SA F	411 R	PLLSAI1REN	Res.	SA	כ	PLLSA11QEN	Res.	Res.	PLLSAI1P	<b>PLLSAI1PEN</b>	Res.		F		.SA 6:0	( 1N  ]	N		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	Reset value	0	0	0	0	0	0	0	0		0	0	0			0	0		0	0	1	0	0	0	0								
0x14	RCC_ PLLSAI2 CFGR	PI		SAI V [4:0		DI	PI SA F [1]	412 R	<b>PLLSAI2REN</b>	Res.	Res.	Res.	Res.	Res.	Res.	<b>PLLSAI2P</b>	<b>PLLSAI2PEN</b>	Res.		F		.SA 6:0	(12N )]	N		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	Reset value	0	0	0	0	0	0	0	0							0	0		0	0	1	0	0	0	0								
0x18	RCC_CIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	-	<b>LSECSSIE</b>	Res.	<b>PLLSAI2RDYIE</b>	<b>PLLSAI1RDYIE</b>	PLLRDYIE	HSERDYIE			LSERDYIE	LSIRDYIE
	Reset value																						0	0		0	0	0	0	0	0	0	0
0x1C	RCC_CIFR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSI48RDYF	LSECSSF	CSSF	<b>PLLSAI2RDYF</b>	PLLSAI1RDYF	PLLRDYF	HSERDYF	HSIRDYF	MSIRDYF	LSERDYF	LSIRDYF
	Reset value																						0	0	0	0	0	0	0	0	0	0	0



Officient         Register         Reg         R			-			-				- 9				ι <b>Ρ</b> ΄			es		Tu							~,						r r		
Reset value		Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	5	4	3	7	-	0
Normalian         Normalian <t< td=""><td>0x20</td><td>RCC_CICR</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>HSI48RDYC</td><td>DSSDJST</td><td>CSSC</td><td></td><td><b>PLLSAI1RDYC</b></td><td>РЦКВУС</td><td>HSERDYC</td><td>HSIRDYC</td><td>MSIRDYC</td><td>LSERDYC</td><td>LSIRDYC</td></t<>	0x20	RCC_CICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSI48RDYC	DSSDJST	CSSC		<b>PLLSAI1RDYC</b>	РЦКВУС	HSERDYC	HSIRDYC	MSIRDYC	LSERDYC	LSIRDYC
Reset value         Image: maset v		Reset value																						0	0	0	0	0	0	0	0	0	0	0
Normalian         Normalian <t< td=""><td>0x28</td><td>AHB1RSTR</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td><b>DMA2DRST</b></td><td>TSCRST</td><td>Res.</td><td>Res.</td><td>Res.</td><td>CRCRST</td><td>Res.</td><td>Res.</td><td>Res.</td><td><b>FLASHRST</b></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>DMA2RST</td><td></td></t<>	0x28	AHB1RSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	<b>DMA2DRST</b>	TSCRST	Res.	Res.	Res.	CRCRST	Res.	Res.	Res.	<b>FLASHRST</b>	Res.	Res.	Res.	Res.	Res.	Res.	DMA2RST	
Reset value		Reset value														-	0	0				0				0							0	0
Normalize         Normalize <t< td=""><td>0x2C</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>RNGRST</td><td><b>TSAHSAH</b></td><td>AESRST</td><td>Res.</td><td>DCMIRST</td><td>ADCRST</td><td>OTGFSRST</td><td>Res.</td><td>Res.</td><td>Res.</td><td>GPIOIRST</td><td></td><td>GPIOGRST</td><td>GPIOFRST</td><td>GPIOERST</td><td>GPIODRST</td><td>GPIOCRST</td><td><b>GPIOBRST</b></td><td>GPIOARST</td></t<>	0x2C		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNGRST	<b>TSAHSAH</b>	AESRST	Res.	DCMIRST	ADCRST	OTGFSRST	Res.	Res.	Res.	GPIOIRST		GPIOGRST	GPIOFRST	GPIOERST	GPIODRST	GPIOCRST	<b>GPIOBRST</b>	GPIOARST
Reset value         Reset value         I		Reset value														0	0	0		0	0	0				0	0	0	0	0	0	0	0	0
NORMARK         NORMARK <t< td=""><td>0x30</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td></td></t<>	0x30		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.	Res.	Res.	Res.	
Reset value         0 <th< td=""><td></td><td>Reset value</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></th<>		Reset value														-										0								0
NORMARI       I </td <td>0x38</td> <td></td> <td>LPTIM1RST</td> <td>OPAMPRST</td> <td>DAC1RST</td> <td>PWRRST</td> <td>Res.</td> <td><b>CAN2RST</b></td> <td>CAN1RST</td> <td>CRSRST</td> <td>12C3RST</td> <td><b>I2C2RST</b></td> <td>I2C1RST</td> <td><b>UART5RST</b></td> <td>UART4RST</td> <td><b>USART3RST</b></td> <td><b>USART2RST</b></td> <td>Res.</td> <td>SPI3RST</td> <td><b>SPI2RST</b></td> <td>Res.</td> <td>Res.</td> <td>Res.</td> <td>Res.</td> <td>LCDRST</td> <td>Res.</td> <td>Res.</td> <td>Res.</td> <td>TIM7RST</td> <td>TIM6RST</td> <td>TIM5RST</td> <td>TIM4RST</td> <td>TIM3RST</td> <td>TIM2RST</td>	0x38		LPTIM1RST	OPAMPRST	DAC1RST	PWRRST	Res.	<b>CAN2RST</b>	CAN1RST	CRSRST	12C3RST	<b>I2C2RST</b>	I2C1RST	<b>UART5RST</b>	UART4RST	<b>USART3RST</b>	<b>USART2RST</b>	Res.	SPI3RST	<b>SPI2RST</b>	Res.	Res.	Res.	Res.	LCDRST	Res.	Res.	Res.	TIM7RST	TIM6RST	TIM5RST	TIM4RST	TIM3RST	TIM2RST
Reset value		Reset value	0	0	0	0		0	0	0	0	0	0	0	0	0	0		0	0					0				0	0	0	0	0	0
NAME         RCC_ARBI         Reset value         Res	0x3C	RCC_ APB1RSTR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LPTIM2RST	Res.	Res.	<b>SWPMI1RST</b>	I2C4RST	LPUART1RST
Reset value       Image: Second		Reset value																											0			0	0	0
DMA1EN       Res       Res <t< td=""><td>0x40</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>DFSDM1RST</td><td>Res.</td><td><b>SAI2RST</b></td><td>SAI1RST</td><td>Res.</td><td>Res.</td><td>TIM17RST</td><td>TIM16RST</td><td>TIM15RST</td><td>Res.</td><td><b>USART1RST</b></td><td>TIM8RST</td><td><b>SPI1RST</b></td><td>TIM1RST</td><td>SDMMC1RST</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>SYSCFGRST</td></t<>	0x40		Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSDM1RST	Res.	<b>SAI2RST</b>	SAI1RST	Res.	Res.	TIM17RST	TIM16RST	TIM15RST	Res.	<b>USART1RST</b>	TIM8RST	<b>SPI1RST</b>	TIM1RST	SDMMC1RST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYSCFGRST
		Reset value								0		0	0			0	0	0		0	0	0	0	0										0
Reset value         0         0         0         1         0 <th< td=""><td>0x48</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>DMA2DEN</td><td>TSCEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>CRCEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>FLASHEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td></td><td>DMA1EN</td></th<>	0x48		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DMA2DEN	TSCEN	Res.	Res.	Res.	CRCEN	Res.	Res.	Res.	FLASHEN	Res.	Res.	Res.	Res.	Res.	Res.		DMA1EN
		Reset value															0	0				0				1							0	0

Table 34. RCC register map and reset values (continued)



Off- set         Register         5         8         8         8         8         8         8         8         8         8         8         8         9         1 <th1< th="">         1         1</th1<>		1				-				- 5		-					00	et	· a							~/								
Reset value		Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	7	-	0
NOROCAHBS         Recurrent         Recurrent <t< td=""><td>0x4C</td><td>RCC_AHB2 ENR</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>RNGEN</td><td>HASHEN</td><td>AESEN</td><td>Res.</td><td>DCMIEN</td><td>ADCEN</td><td>OTGFSEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>GPIOIEN</td><td>GPIOHEN</td><td>GPIOGEN</td><td>GPIOFEN</td><td>GPIOEEN</td><td></td><td></td><td></td><td>GPIOAEN</td></t<>	0x4C	RCC_AHB2 ENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNGEN	HASHEN	AESEN	Res.	DCMIEN	ADCEN	OTGFSEN	Res.	Res.	Res.	GPIOIEN	GPIOHEN	GPIOGEN	GPIOFEN	GPIOEEN				GPIOAEN
Reset value         Reset value         N		Reset value														0	0	0		0	0	0				0	0	0	0	0	0	0	0	0
Noted Hand         Noted H	0x50	RCC_AHB3 ENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	QSPIEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FMCEN
Reset value         0 <th< td=""><td></td><td>Reset value</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></th<>		Reset value																								0								0
Reset value         0 <th< td=""><td>0x58</td><td></td><td>LPTIM1EN</td><td>OPAMPEN</td><td>DAC1EN</td><td>PWREN</td><td>Res.</td><td><b>USBFSENCAN2EN</b></td><td>CAN1EN</td><td>CRSEN</td><td>I2C3EN</td><td>I2C2EN</td><td>I2C1EN</td><td>UART5EN</td><td>UART4EN</td><td><b>USART3EN</b></td><td><b>USART2EN</b></td><td>Res.</td><td><b>SP3EN</b></td><td>SPI2EN</td><td>Res.</td><td>Res.</td><td>WWDGEN</td><td>RTCAPBEN</td><td>LCDEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>TIM7EN</td><td>TIM6EN</td><td>TIM5EN</td><td>TIM4EN</td><td>TIM3EN</td><td>TIM2EN</td></th<>	0x58		LPTIM1EN	OPAMPEN	DAC1EN	PWREN	Res.	<b>USBFSENCAN2EN</b>	CAN1EN	CRSEN	I2C3EN	I2C2EN	I2C1EN	UART5EN	UART4EN	<b>USART3EN</b>	<b>USART2EN</b>	Res.	<b>SP3EN</b>	SPI2EN	Res.	Res.	WWDGEN	RTCAPBEN	LCDEN	Res.	Res.	Res.	TIM7EN	TIM6EN	TIM5EN	TIM4EN	TIM3EN	TIM2EN
Reset value         Reset		Reset value	0	0	0	0		_	0	0	0	0	0	0	0	0	0		0	0			0	1	0				0	0	0	0	0	0
Bit         Bit <td>0x5C</td> <td></td> <td>Res.</td> <td>LPTIM2EN</td> <td>Res.</td> <td>Res.</td> <td><b>SWPMI1EN</b></td> <td>I2C4EN</td> <td>LPUART1EN</td>	0x5C		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LPTIM2EN	Res.	Res.	<b>SWPMI1EN</b>	I2C4EN	LPUART1EN
Reset value         Image: Sector control of the sector		Reset value																											0			0	0	0
RCC_ 0x68         RCC_ AHB1SMENR         R R	0x60		Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSDM1EN	Res.	<b>SAI2EN</b>	SAI1EN	Res.	Res.	TIM17EN	TIM16EN	TIM15EN	Res.	<b>USART1EN</b>	TIM8EN	SPI1EN	TIM1EN	SDMMC1EN	Res.	Res.	FWEN	Res.	Res.	Res.	Res.	Res.	Res.	SYSCFGEN
Reset value         Reset value <threset th="" value<="">         Reset value</threset>		Reset value								0		0	0			0	0	0		0	0	0	0	0			0							0
RCC_A         Reset value         Reset value <th< td=""><td>0x68</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td><b>DMA2DSMEN</b></td><td>TSCSMEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>CRCSMEN</td><td>Res.</td><td>Res.</td><td></td><td>FLASHSMEN</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>DMA2SMEN</td><td>DMA1SMEN</td></th<>	0x68		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	<b>DMA2DSMEN</b>	TSCSMEN	Res.	Res.	Res.	CRCSMEN	Res.	Res.		FLASHSMEN	Res.	Res.	Res.	Res.	Res.	Res.	DMA2SMEN	DMA1SMEN
Reset value         I <thi< th="">         I         <thi< td=""><td></td><td>Reset value</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td></td><td></td><td></td><td>1</td><td></td><td></td><td>1</td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td></thi<></thi<>		Reset value															1	1				1			1	1							1	1
Reset value         1 <th< td=""><td>0x6C</td><td></td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>Res.</td><td>RNGSMEN</td><td>HASHSMEN</td><td>AESSMEN</td><td>Res.</td><td>DCMISMEN</td><td>ADCFSSMEN</td><td>OTGFSSMEN</td><td>Res.</td><td>Res.</td><td>SRAM2SMEN</td><td>GPIOISMEN</td><td><b>GPIOHSMEN</b></td><td>GPIOGSMEN</td><td><b>GPIOFSMEN</b></td><td><b>GPIOESMEN</b></td><td>GPIODSMEN</td><td><b>GPIOCSMEN</b></td><td>GPIOBSMEN</td><td>GPIOASMEN</td></th<>	0x6C		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNGSMEN	HASHSMEN	AESSMEN	Res.	DCMISMEN	ADCFSSMEN	OTGFSSMEN	Res.	Res.	SRAM2SMEN	GPIOISMEN	<b>GPIOHSMEN</b>	GPIOGSMEN	<b>GPIOFSMEN</b>	<b>GPIOESMEN</b>	GPIODSMEN	<b>GPIOCSMEN</b>	GPIOBSMEN	GPIOASMEN
RCC_       AHB3SMENR       Si S		Reset value														1	1	1											1					1
	0x70		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	QSPISMEN	Res.	Res.	Res.	Res.	Res.	Res.		
Reset value   1			-																															



	[		a	ble	54	r. 1			vy		••		יף			00	<u>.</u>	٧u	uc	5					~/						-	- 1	
Off- set	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	e	7	-	0
0x78	RCC_ APB1SM ENR1	LPTIM1SMEN	<b>OPAMPSMEN</b>	DAC1SMEN	PWRSMEN	Res.	<b>CAN2SMEN</b>	CAN1 SMEN	CRSSMEN	12C3SMEN	<b>I2C2SMEN</b>	I2C1SMEN	<b>NART5SMEN</b>	UART4SMEN	<b>USART3SMEN</b>	<b>USART2SMEN</b>	Res.	<b>SP3SMEN</b>	SPI2SMEN	Res.	Res.	<b>WWDGSMEN</b>	Res.	LCDSMEN	Res.	Res.	Res.	TIM7SMEN	TIM6SMEN	<b>TIM5SMEN</b>	TIM4SMEN	<b>TIM3SMEN</b>	TIM2SMEN
	Reset value	1	1	1	1		1	1	1	1	1	1	1	1	1	1		1	1			1		1				1	1	1	1	1	1
0x7C	RCC_ APB1SM ENR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LPTIM2SMEN	Res.	Res.	S\		LPUART1SMEN
	Reset value																											1			1	1	1
0x80	RCC_ APB2SMENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSDM1SMEN	Res.	<b>SAI2SMEN</b>	SAI1SMEN	Res.	Res.	TIM17SMEN	TIM16SMEN	TIM15SMEN	Res.	<b>USART1SMEN</b>	<b>TIM8SMEN</b>	SPI1SMEN	TIM1SMEN	SDMMC1SMEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYSCFGSMEN
	Reset value								1		1	1			1	1	1		1	1	1	1	1										1
0x88	RCC_CCIPR	DFSDM1SEL	SWPM11SEL	ADCSFI		CI K48SEI		SAI2SFI		SALISEI		I PTIM2SFI		I PTIM1SFI		12C3SFI		12C.2SFI		I2C1SEL		LPUART1SE	L	UART5SEL		UART4SFI		USART3SFI		ISART2SFI		USART1SEL	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x90	RCC_BDCR	Res.	Res.	Res.	Res.	Res.	Res.	SCOSEL	LSCOEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BDRST	RTCEN	Res.	Res.	Res.	Res.	Res.	RT SE [1:	EL	Res.	SECSSD	SECSSON	LS DF	SE RV :0]	LSEBYP	LSERDY	LSEON
								LS	Ľ								В	μ						[1.	0]		LS	LSE	L				_
	Reset value							0 N	0								B 0	0 7						-	0		o LS	o LSE	0	0	0		0
0x94	Reset value	LPWRRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	BORRSTF	PINRSTF	0		RMVF	Res.	Res.	Res.	Res.	Res.	Res.					Res.		MS	0 SIS	0	Res.		_			0	0	
0x94				O IWDGRSTF				0	TF O		Res.						0	0					MS 2AN [3:	0 SIS IGE 0]	0	Res.	0	0	0	0	0	LSIRDY o	0
0x94 0x98	RCC_CSR	LPWRRSTI	WWDGRST		SFTRSTF	BORRSTF	PINRSTF	OBLRSTF o L	FIREWALLRSTF O	RMVF	Res. Res.						0	0	Res.	Res.	Res.	R	MS 2AN [3:	0 SIS IGE 0]	0 = 0	Res.	0	0	Res.	0	Res.	o LSIRDY o	LSION O
	RCC_CSR Reset value	O LPWRRSTI	o WWDGRST	0	O SFTRSTF	O BORRSTF	o PINRSTF	OBLRSTF OL	O FIREWALLRSTF O	O RMVF		. Res.	. Res.	Res.	. Res.	Res.	. Res.	0	Res.	Res.	Res.	R 0 CA	MS 2AN [3:	0 6IS IGE 0] 1 3:0]	0	x Res.	. Res. 0	. Res. O	Res.	Res.	Res.	HSI48RDY O LSIRDY O	o LSION o

Reset and clock control (RCC)

57

RM0351 Rev 6

					_				~ 9				-1-		~ '										~/	r		-					
Off- set	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	-	0
0x9C	RCC_CCIPR2	Res.	I2C SE [1:0	L																													
	Reset value																															0	0

Table 34. RCC register map and reset values (continued)

1. Only for STM32L475xx/476xx/486xx devices

2. Only for STM32L496xx/4A6xx devices

