STM32L476xx Functional overview

Table 5. Functionalities depending on the working  $\mathsf{mode}^{(1)}$ 

					Stop 0/1		Stop 2		Standby		Shutdown		
Peripheral	Run	Sleep	Low- power run	Low- power sleep	1	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU	Υ	-	Υ	-	-	-	-	-	-	-	-	-	-
Flash memory (up to 1 MB)	O <sup>(2)</sup>	O <sup>(2)</sup>	O <sup>(2)</sup>	O <sup>(2)</sup>	-	-	-	-	-	-	-	-	-
SRAM1 (up to 96 KB)	Y	Y <sup>(3)</sup>	Y	Y <sup>(3)</sup>	Y	-	Υ	-	-	-	-	-	-
SRAM2 (32 KB)	Υ	Y <sup>(3)</sup>	Υ	Y <sup>(3)</sup>	Υ	-	Υ	-	O <sup>(4)</sup>	-	-	-	-
FSMC	0	0	0	0	-	-	-	-	-	-	-	-	-
Quad SPI	0	0	0	0	-	-	-	-	-	-	-	-	-
Backup Registers	Y	Y	Y	Y	Υ	-	Υ	-	Υ	-	Υ	-	Υ
Brown-out reset (BOR)	Y	Y	Y	Y	Y	Υ	Y	Υ	Y	Υ	-	-	-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	-	-
Peripheral Voltage Monitor (PVMx; x=1,2,3,4)	0	0	0	0	0	0	0	0	-	-	-	-	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	0	0	0	0	(5)	-	(5)	-	-	-	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	-	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-	0	-	0	-	0
Multi-Speed Internal (MSI)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock Security System (CSS)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3

Functional overview STM32L476xx

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

					Stop 0/1		Stop 2		Standby		Shutdown		
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	1	Wakeup capability	-	Wakeup capability	VBAT
LCD	0	0	0	0	0	0	0	0	-	-	-	1	-
USB OTG FS	O <sup>(8)</sup>	O <sup>(8)</sup>	-	ı	-	0	-	-	-	-	-	-	-
USARTx (x=1,2,3,4,5)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	ı	-	-	-	-
Low-power UART (LPUART)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	ı	-	-	-	-
I2Cx (x=1,2)	0	0	0	0	O <sup>(7)</sup>	O <sup>(7)</sup>	-	1	-	-	-	1	-
I2C3	0	0	0	0	O <sup>(7)</sup>	O <sup>(7)</sup>	O <sup>(7)</sup>	O <sup>(7)</sup>	-	-	-	1	-
SPIx (x=1,2,3)	0	0	0	0	-	-	-	-	-	-	-	-	-
CAN	0	0	0	0	-	-	-	1	1	-	-	1	-
SDMMC1	0	0	0	0	-	-	-	1	-	-	-	1	-
SWPMI1	0	0	0	0	-	0	-	-	-	-	-	-	-
SAIx (x=1,2)	0	0	0	0	-	-	-	-	-	-	-	-	-
DFSDM	0	0	0	0	-	-	-	1	-	-	-	1	-
ADCx (x=1,2,3)	0	0	0	0	-	-	-	-	-	-	-	-	-
DACx (x=1,2)	0	0	0	0	0	-	-	-	-	-	-	-	-
VREFBUF	0	0	0	0	0	-	-	1	-	-	-	1	-
OPAMPx (x=1,2)	0	0	0	0	0	-	-	1	-	-	-	1	-
COMPx (x=1,2)	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-		-	-	-	1	-
Timers (TIMx)	0	0	0	0	-	-	-	1	-	-	-	1	-
Low-power timer 1 (LPTIM1)	0	0	0	0	0	0	0	0	-	-	-	,	-
Low-power timer 2 (LPTIM2)	0	0	0	0	0	0	-	-	ı	-	-	-	-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-	-	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-	-	-

STM32L476xx Functional overview

**Stop 0/1** Stop 2 Standby Shutdown capability Wakeup capability Wakeup capability capability Low-Low-**VBAT Peripheral** Run Sleep power power run sleep Wakeup Wakeup Random number O<sup>(8)</sup>  $O^{(8)}$ generator (RNG) **CRC** calculation 0 O 0 0 unit 5 5 (9)(11)**GPIOs** 0 O 0 0 O 0 O O pins pins (10)(10)

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

- 1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR\_CR3 register.
- 5. Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

## 3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

## 3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three antitamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V<sub>DD</sub> is not present.

An internal VBAT battery charging circuit is embedded and can be activated when  $V_{\text{DD}}$  is present.

Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.