

EnterCritical() and ExitCritical(): Why Things are Failing Badly

Posted on January 26, 2014 by Erich Styger

I have carefully implemented my firmware. It works perfectly for hours, days, months, maybe for years. I there would not be a problem: the firmware crashes sporadically :-(. Yes, I'm using watchdogs to recover, but hey: **it is a serious problem**. And because it happens only under rare and special conditions, it is hard to track it down or to debug it.



Accessing shared data from the main application and from an interrupt

The thing is: these nightmares exist, and they are real and nasty. I'm pushing my students hard on this topic: It is about **how** to protect critical sections. And what could go wrong. And here is just yet another example: how it can go badly wrong if you are not careful. And it took me a while too to realize where the problem is. It was not a fun ride....

A Problem?

I had occasional problems with the serial (RS-232) driver I'm using. That code is generated by Processor Expert, and served me very well. Except that I had rare cases where the internal data structure of the driver (a ring buffer) got corrupted. I was considered many causes, from stack overflows to wild pointers. But never was able to truly track it down. Until now.

Critical Sections

A 'critical section' is an area in the code where I need prevent two 'threads' accessing the same data in parallel. In 'parallel' might be code which is executed by the main program, but can be interrupt and accessed by another task or by an interrupt service routine. So I need to make sure that only only one program is executing that sequence. Or that this sequence is executed as such that it cannot be divided up (it needs to be executed in an **atomic** way).

Considering the following implementation of a ring buffer (from RingBuffer component, very similar to what the serial driver is using I mentioned at the beginning):

```
1 static Rx1_ElementType Rx1_buffer[Rx1_BUF_SIZE]; /* ring buffer */
2 static Rx1_BufSizeType Rx1_inIdx; /* input index */
3 static Rx1_BufSizeType Rx1_outIdx; /* output index */
4 static Rx1_BufSizeType Rx1_inSize; /* size data in buffer */
5
6 byte Rx1_Put(Rx1_ElementType elem) {
7 byte res = ERR_0K;
8
9 if (Rx1_inSize==Rx1_BUF_SIZE) {
10 res = ERR_TXFULL;
11 } else {
12 Rx1_buffer[Rx1_inIdx] = elem;
13 Rx1_inSize++;
```

8

The code accesses global variables (the ring buffer and associated variables for it). Now assume that both my main program and an interrupt service routine can use Rx1_Put() to add an element to the same ring buffer. Then it could happen that after executing

1 | Rx1_buffer[Rx1_inIdx] = elem;

the interrupt could happen, which would call Rx1_Put() too. The result would be that the ring buffer data structure would be corrupted.

What I need is to put a critical section in place to prevent that my 'critical' code does not get interrupted.

Reentrancy

This critical code section is related to the problem of **Reentrancy**: That different 'programs' can enter (re-enter) a function in such a way that they it does not create a problem. Reentrancy is a concern because

- 1. Interrupts can happen any time. As such, a running program can be interrupted any time.
- 2. Shared code (e.g. a function) which is used both from different places like threads or interrupts can be interrupted any time.
- 3. Access to data from such a function needs to be protected as such that the data integrity is kept.

As such, every shared code between interrupts routines and the main program (or tasks) needs to be re-entrant: that the function can be 'executed in parallel by multiple threads'.

Below is the flow of a program (main program) and an interrupt service routine which use the a shared subroutine:



Shared Subroutine

In the above picture, there is an interrupt at step 4, causing the interrupt routine to enter the subroutine too. the problem is that every data access inside that subroutine needs to be reentrant.

I recommend to read the article "Reentrancy" by Jack Ganssle:

"A routine must satisfy the following conditions to be reentrant:

- 1. It never modifies itself. That is, the instructions of the program are never changed. Period. Under any circumstances. Far too many embedded systems still violate this cardinal rule.
- 2. Any variables changed by the routine must be allocated to a particular "instance" of the function's invocation. Thus, if reentrant function FOO is called by three different functions, then FOO's data must be stored in three different areas of RAM." (Source: http://www.ganssle.com/articles/areentra.htm)

My Ring Buffer uses shared *global* variables, but I cannot different instances (because they are really intended to be shared). So I need to protect the access to the shared variables with a critical section.

Disabling Interrupts

So what can I do? Well, the first thought could be: if the interrupt is the problem, I simply disable the interrupts for my critical section:

```
byte Rx1_Put(Rx1_ElementType elem) {
 1
           byte res = ERR_OK;
 23456789
           DisableInterrupts();
if (Rx1_inSize==Rx1_BUF_SIZE) {
   res = ERR_TXFULL;
           }
              else {
              else {
  Rx1_buffer[Rx1_inIdx] = elem;
  Rx1_inSize++;
  Rx1_inIdx++;
  if (Rx1_inIdx==Rx1_BUF_SIZE) {

10
11
12
13
14
                  Rx1_inIdx = 0;
               }
15
           EnableInterrupts();
16
           return res;
       l
17
```

For Disabling/Enabling interrupts Processor Expert generates EnableInterrupts() and DisableInterrupts() macros.

! Disabling Interrupts increases the interrupt latency time. Means that during this time other (or higher) interrupt priorities are not served. For realtime applications this can be a problem, so keep the critical section as small and fast as possible.

For the ARM Cortex-M0+ Processor Expert defines the macros as below:

```
1 /* Macro to enable all interrupts. */
2 #define EnableInterrupts asm ("CPSIE i")
3
4 /* Macro to disable all interrupts. */
5 #define DisableInterrupts asm ("CPSID i")
```

This solution is straight forward, and has several advantages:

- Only one assembly instruction: fast and small in code size
- Atomic operation

But there there is a problem with this approach too:

It enables interrupts at the end of the critical section, regardless if they were enabled before or not: using such a critical section means that interrupts are always enabled 29

EnterCritical() and ExitCritical()

To solve this problem, Processor Expert provides a different set of macros: EnterCritical() and ExitCritical(). I could use like this to protect my critical section:

```
1 byte Rx1_Put(Rx1_ElementType elem) {
2 byte res = ERR_OK;
3
4 EnterCritical();
5 if (Rx1_inSize==Rx1_BUF_SIZE) {
6 res = ERR_TXFULL;
7 } else {
8 Rx1_buffer[Rx1_inIdx] = elem;
9 Rx1_inSize++;
10 Rx1_inIdx++;
11 if (Rx1_inIdx==Rx1_BUF_SIZE) {
12 Rx1_inIdx = 0;
13
```

The names of the macros tell the purpose: to create a critical section. So this is exactly what I need :-).

So what is behind EnterCritical() and ExitCritical()? I'm using the macros generated by Processor Expert, and they can be found in the generated Cpu.h. The macros are written in inline assembly as compiler and target microcontroller specific. Here is an example how they look for GNU ARM gcc compiler:

```
volatile uint8_t SR_reg;
volatile uint8_t SR_lock = 0x00U;
                                                               /* Current value of the FAULTMASK register */
 1
 2
                                                              /* Lock */
 345678
       /* Save status register and disable interrupts */ #define EnterCritical() \backslash
         do {\
    if (++SR_lock == 1u) {\
        /*lint_-save -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\
 9
                 MRS R0, PRIMASK\n\t" \
10
               "CPSID i\n\t"
"STRB R0, %[output]" \
: [output] "=m" (SR_reg)\
11
12
13
14
                    "r0");\
15
16
               /*lint -restore Enable MISRA rule (2.1,1.1) checking. */\
         }\
17
18
      } while(0)
19
20
      /* Restore status register */
#define ExitCritical() \
21
22
23
         do {\
            if (--SR_lock == 0u) { \
    /*lint -save -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\
24
25
               asm (
                "ldrb r0, %[input]\n\t"\
               "msr PRIMASK,r0;\n\t"
::[input] "m" (SR_reg)
26
27
                                                 ١
28
                   'r0");
29
                /*lint -restore Enable MISRA rule (2.1,1.1) checking. */
30
         }\
} while(0)
31
```

The basic idea of above code is:

- 1. EnterCritical() increases the SR_lock variable (which is originally zero): if it gets the value 1, interrupts get disabled and earlier status gets stored in SR_reg
- 2. ExitCritical() decreases the SR_lock variable. If it gets zero, it restores the original interrupt state from SR_reg.

This deserves some further digging:

- First, I was really puzzled about that do { ... } while(0) construct. I used {...} constructs to have added local variables, but not with a do-while. The answer is here. 2
- The macros are using *global* variables SR_reg and SR_lock. This raises reentrancy concerns as every access to global variables from interrupts or the main program can cause reentrancy problems.

To the last point: The SR_lock intend is to prevent problems with nested EnterCritical() and ExitCritical(), such as:

```
1 void foo(void) {
2 EnterCritical();
3 ....
4 EnterCritical();
5 ....
6 ExitCritical();
7 ....
8 ExitCritical();
9 }
```

Without the SR_lock counter, the nested EnterCritical() will overwrite the previous state, becaues SR_reg is a shared global variable 😟

! Note that earlier versions of Processor Expert did *not* use that SR_lock variable.

So far, so good. Unfortunately that source code generated by Processor Expert is wrong! :-(.

Bug Alarm!

Christian Jost, research and teaching assistant at my university, has pointed me to that problem, and he had found as well this thread in the Freescale Forum which is about exactly that problem, but no resolution :-(.

Two Threads

Let's assume that we have two threads accessing a shared resources. Both threads are protecting access to the shared resource with EnterCritical() and EnterCritical():

```
void TreadA(void) {
 1
2
3
4
5
6
7
8
9
10
11
12
        EnterCritical();
           critical section */
       ExitCritical();
        . . .
     }
     void TreadB(void) {
        EnterCritical();
           critical section */
13
        ExitCritical();
14
        . . .
15 }
```

It does not have to be threads (in an RTOS sense). One thread could be the main program, and the other thread could be an interrupt service routine.

Atomic or not?

The problem is that both

1 | **if** (++SR_lock == 1u) {

and

1 | if (--SR lock == 0u) {

1 EnterCritical():

are *not* atomic! The assembly instructions behind it can be interrupted any time (by a thread or interrupt, at least with the code generated for gcc.

EnterCritical() and ExitCritical() for ARM Cortex M0+

Here is the code generated by GNU ARM gcc 4.7.3, with no optimizations set, for EnterCritical(). I have added comments if you are not familiar with ARM Cortex M0+ assembly code:

	LIILE	i ci i ci ca c(),			
2	4:	4b12	ldr	r3, [pc, #72]	; load address of SR_lock into R3
3	6:	781b	ldrb	r3, [r3, #0]	; load value of SR lock into R3
4	8:	b2db	uxtb	r3, r3	; zero extend upper bytes to 32bits (0x000
5	a:	3301	adds	r3, #1	; increment by one
6	c:	b2db	uxtb	r3, r3	; zero extend again (cut off upper 24 bits
7	e:	4a10	ldr	r2, [pc, #64]	; load address of SR lock into R2
8	10:	1c19	adds	r1, r3, #0	; copy r3 (incremented SR lock value) to r
9	12:	7011	strb	r1, [r2, #0]	; safe new SR lock value
10	14:	2b01	cmp	r3, #1	; is SR lock==1?
11	16:	d104	bne.n	22	; If SR [_] lock!=1, then continue after line
12	18:	4b0e	ldr	r3, [pc, #56]	; SR lock==1! load address of SR reg into
13	1a:	f3ef 8010	mrs	r0, PRIMASK	; load content of interrupt status registe
14	1e:	b672	cpsid	i	; disable interrupts in PRIMASK. Interrupt
15	20:	7018	strb	r0, [r3, #0]	; store earlier status of PRIMASK for rest

In pseudo code, this is what happens for EnterCritical():

```
1 LOAD SR_lock -> reg
2 INC reg
3 STORE reg -> SR_lock
4 IF (reg==1)
5 MOVE PRIMASK -> reg
6 DISABLE INTERRUPTS
7 STORE reg -> SR_reg
8 ENDIF
9 /* critical section starts here, interrupts shall be disabled here */
```

Notice that before DISABLE INTERRUPTS interrupts are still enabled. So the instructions before it could be interrupted.

The code for the ExitCritical() is very similar:

```
1 /* critical section here, interrupts are disabled */
2 LOAD SR_lock -> reg
3 | DEC reg
```

4 STORE reg -> SR_lock 5 IF (reg==0) 6 LOAD SR_reg -> reg 7 MOVE reg -> PRIMASK 8 ENDIF 9 /* end of critical section starts here */

If everything works as intended, then the SR_lock should be either 0 or 1.

Troubles here! EnterCritical() does not create always a Critical Section

My point is that if it can happen that EnterCritical() is executed, and that a critical section is NOT established.

Now consider two threads, each using EnterCritical() to protect their critical section:



Troubles here!!!!

- 1. At the beginning, SR_lock is zero. Thread A uses EnterCritical() to create a critical section. It load the SR_lock it into the register.
- 2. Thread A increments the value.
- 3. Thread A stores the incremented value. SR_lock is now 1 in memory. Now consider that just after this store there is an interrupt or thread switch.
- 4. Thread B executes, and uses itself EnterCritical() to start a critical section. It loads the value of SR_reg (which is now 1) into the register.
- 5. It increments the value in the register and it becomes 2.
- 6. It stores the value into memory, and SR_lock gets the value 2
- 7. Now it compares if the value is 1. It is not, so it assumes that interrupts are already disabled, and sips the interrupt disabling part
- 8. Thread B enters its critical section and assumes that the section is protected. It is NOT! Now any kind of bad things can happen. 😟

Test Program

To prove my point, I have created a simple test program, running on an ARM Cortex-M0+. For this, I have three parts:

- 1. My 'main program', which runs from main() and calls test().
- 2. A periodic timer interrupt T2, called every 1 ms with an interrupt priority of 3 (lowest interrupt priority)
- 3. A periodic timer interrupt T1, called every 0.1 ms, with an interrupt priority of 0 (maximum interrupt priority)

With that priority setting, I expect that test() will get interrupted by T2 which then again can be interrupted by T1 (which has highest priority). test() gets called from main():

```
1 static volatile uint8_t shared=0;
2 
3 static void Error(void) {
4 for(;;);
5 }
6 
7 void T1(void) { /* called by timer interrupt every 0.1 ms, max prio (0) */
8 EnterCritical();
9 shared += 1;
10 if (shared!=1) {
11 Error();
2 }
```

```
13
14
          shared -= 1;
ExitCritical();
15
16
17
18
19
       }
       void T2(void) { /* called by timer interrupt every 1 ms, minimal prio (3) */
EnterCritical();
shared += 1;
if (cherned)
          if (shared!=1) {
    Error();
20
21
22
23
24
25
26
27
28
29
30
           shared -= 1;
          ExitCritical();
       }
       static void test(void) {
       for(;;) {
   EnterCritical();
           shared += 1;
31
32
33
34
          if (shared!=1) {
    Error();
           }
           shared -= 1;
35
           ExitCritical();
36
           }
      }
37
```

Access to the shared variable is protected with EnterCritical() and ExitCritical() to create a critical section. Inside that critical section I access the shared variable, and if the variable is not 1, then clearly the critical section has been violated.

It does not need to run long:

🔑 Debug - test/Sources/ProcessorExpert.c - CodeWarrior Development Studio - C:\Users\tastyge	er\Data\HSLU\Vorlesung\I	NTRO_HS2013\wsp_INTR	0_10.5	
File Edit Source Refactor Search Project RTCS MQX MQX Tools Linticator PEI	Micro Run Window	Help		
[] * 님 입 월 - 第 19 2 2 3 4 4 4 5 1 4 1 9) 3 🕩 🖩 🖷 🕅	@ • 🕸 • 🔗 • 🥖	1 記 - 約 - 合 合 - (⇒ • œ
			Quick Access	1 1 1 1 1 1 1
拳 Debug 🛛 🔍 🗖	00= Variables 😂 🐁 B	reakpoints 🗰 Registers	📋 Memory 🛋 Modules	
後 # 金 & ● ** ● ** ス つ え も ** 文 が 単 前 #* # ・ 素		8	b 📲 🖃 🖉 📲 🖉 🛪	🙀 📑 🔍
7	Name		Value	
ARM Processors, test, elf (Suspended)	M SR_reg		0x00	
Thread [ID: 0x0] (Suspended: Breakpoint hit.)	M SR_lock		0x03	
14 Error() ProcessorExpert.c:51 0x00000fb4	🚧 shared		0x02	
13 T1() ProcessorExpert.c:60 0x00000ff6				
12 TII_OnInterrupt() Events.c:97 0x00001150				
11 TimerintLdd1_OnInterrupt() Til.cs/7 0x00000d20				
9 TUI Interrupt0 TUI.c406 0x00000cee				
8 T2() ProcessorExpert.c:70 0x00001078				
7 TI2_OnInterrupt() Events.c:77 0x00001144				
6 TimerIntLdd2_OnInterrupt() TI2.c:98 0x00000d0c				
5 TU2_OnChannel0() TimerIntLdd2.c:164 0x000005b0				
4 TU2_Interrupt() TU2.c:418 0x00009ce				
2 main() ProcessorExpert.c1/1 0x000010Ca 2 main() ProcessorExpert c108.0x00001130	•			
1				_
E C\Users\tastvmer\Data\HSLU\Vorlesung\INTRO_HS2013\wsn_INTRO_10.5\test* *				-
* *	<			•
	🗢 🗖 🔤 Disas	sembly 😂		
47 /* User includes (#include below this line is not maintained by Pr 48 static volatile wint8 t shared=0:	rocess A	Enter location here	- 🌒 🏠 😘 🔯	J 📫 🖆 🎽
49	50	static void E	rror(void) {	~
50 static void Error(void) {	00000	fb2: add r7,sp,#	0	
52 }	× 51	for(;;);	(0£h4) . 0000	in the second second
53	0000	fb6: nop	(0XTD4) ; 0X000	900104
55 EnterCritical():	10 (0) E	T1:		
56 shared += 1;	54	void T1(void)	{ /* called by timer	interrup
57 if (shared!=1) { 58 Error():	00000	ifba: add r7,sp,#	9	
59 }	55	EnterCritic	al();	
60 shared -= 1;	00000	fbe: 1drb r3,[r3	,#0]	
62 }	00000	fc0: uxtb r3,r3		
63		fc2: adds r3,#1 fc4: uxth r3.r3		-
< m	Þ	<		+
Con., 22 R Prob., Search R Prop., "+ Call., & Com., & Com., + Co		ebugger Shell 23	=	N P P
		33 ^c 31 ^c 10		
ARM Processors test elf	· · · · · ·			
PROTECTOR CONTRACTOR				
	- Cod	Warrior Debugger S	hell v1.0	
4	F %>	and a people of		
	198	M of 300M		

- Test Program shows failure

The stack trace shows my main program test () which gets interrupted by TU2 which itself gets interrupted by TU1: because the critical section is not working properly, SR_lock shows a value of 0×03 and the shared counter shows an illegal value of 0×02 :-(.

? There might be still the (small?) chance that I'm using the EnterCritical() and ExitCritical() not as intended (Blame me on 'user error')? But looking at how it is used in the drivers provided by Processor Expert, I feel I did nothing wrong?

Fixing the Problem: Using Local Critical Section Variable

Once knowing a problem, it is much easier to find a solution :-).

What I never liked with that problematic implementation of EnterCritical() and ExitCritical() is that they use **global** variables. And using global variables can create all kind of reentrancy problems. So a solution is to use local variables instead. For this the macros get rewritten using a local variable which gets defined with macro:

```
#define CpuCriticalVar() uint8_t cpuSR
 1
 2
3
      #define CpuEnterCritical()
 4
5
6
7
         do {
                                                                ١
            asm (
             "MRS
                      R0, PRIMASK\n\t"
            "CPSID I\n\t"
"STRB R0, %[output]"
: [output] "=m" (cpuSR) :: "r0");
 8
 9
10
         } while(0)
11
12
       #define CpuExitCritical()
13
         do{
14
            àsm (
             "ldrb r0, %[input]\n\t"
"msr PRIMASK,r0;\n\t"
::[input] "m" (cpuSR) : "r0");
15
16
17
18
         } while(0)
```

The local variable needs to be allocated first with CpuCriticalVar(). Below is an example usage:

```
1 void foo(void) {
2 CpuCriticalVar(); /* definition of critical section variable */
3
4 /* non-critcal section code */
5 CpuEnterCritical();
6 /* critical section here */
7 CpuExitCritical();
8 /* other code outside critical section */
9 }
```

If you are nesting critical sections, make sure every instance has its own critical section variable.

New Test Program

To test that new approach, I have updated the original program so I can easily switch between the original (failing) version and the new version.

```
#define CpuCriticalVar() uint8_t cpuSR
 1
 2
 3
         #define CpuEnterCritical()
 4
            do {
 5
6
7
                asm (
                "MRS R0, P
"CPSID I\n\t
                           R0. PRIMASK\n\t
                "STRB R0, %[output]"
: [output] "=m" (cpuSR) :: "r0");
 8
9
10
11
            } while(0)
12
         #define CpuExitCritical()
13
            do{
14
15
                asm (
                                                                                  ١
                "ldrb r0, %[input]\n\t"
"msr PRIMASK,r0;\n\t"
::[input] "m" (cpuSR) : "r0");
                                                                                  ١
16
17
18
            \} while(0)
19
20
        #if 0 /* original, buggy version */
    #define DEFINE_CRITICAL() /* nothing */
    #define ENTER_CRITICAL() EnterCritical()
    #define EXIT_CRITICAL() ExitCritical()
#else /* fixed version using local variable */
    #define DEFINE_CRITICAL() CpuCriticalVar()
    #define ENTER_CRITICAL() CpuEnterCritical()

21
22
23
24
25
26
27
28
29
30
31
            #define EXIT_CRITICAL()
                                                          CpuExitCritical()
         #endif
        static volatile uint8_t shared=0;
32
33
34
35
         static void Error(void) {
          for(;;);
        }
36
        void T1(void) { /* called by timer interrupt every 0.1 ms, max prio (0) */
DEFINE_CRITICAL();
37
38
39
          ENTER_CRITICAL();
```

```
40
         shared += 1;
if (shared!=1) {
41
42
         Error();
43
         shared -= 1:
44
         EXIT_CRITICAL();
45
46
       }
47
48
49
       void T2(void) { /* called by timer interrupt every 1 ms, minimal prio (3) */
DEFINE_CRITICAL();
50
51
52
53
54
55
56
         ENTER_CRITICAL();
shared += 1;
if (shared!=1) {
Error();
         shared -= 1:
57
         EXIT_CRITICAL();
58
59
60
61
       }
       static void test(void) {
  DEFINE_CRITICAL();
62
63
64
65
         for(;;) {
ENTER_CRITICAL();
shared += 1;
66
67
68
          if (shared!=1) {
         Error();
         shared -= 1;
EXIT_CRITICAL();
69
70
70
71
72
         }
       }
```

And the new version works :-).

Summary

The point here is not about Processor Expert generating wrong code. Or who can say his code has zero bugs? The point is that reentrancy and dealing with interrupts and caring about critical sections is ***critical***. If not, it can cause sporadic problems. Really nasty, hard to debug problems. I'm always amazed how sometimes code can be clearly wrong, but still it ***seems*** to work, only to fail when you really cannot afford have a failing system. Murphy? Maybe.

I'm using the original EnterCritical() and ExitCritical() in many places of my code, so I better change it now ;-). And if you are interested in a similar topic: read the article by Jack Ganssle about Great Watchdogs.

Happy Entering and Exiting 🙂

PS: Kudos to Christian Jost for implementing the improved EnterCritical() and ExitCritical() featured in this post!



SHARE THIS:

🖶 Print 🗳 Email 🔠 Reddit	Twitter Facebook 4	nkedIn 7 t TumbIr P Pinterest
G+ Google 🛛 🛛 Pocket 💭 Wha	tsApp 🚺 Telegram 🚯 Skype	
★ Like		
Be the first to like this.		
RELATED		
Processor Expert, gcc C++ and	DIY Free Toolchain for Kinetis:	DIY Free Toolchain for Kinetis:
Kinetis-L with MQXLite	Part 4 – Processor Expert for	Part 1 - GNU ARM Build Tools
In "Building"	Eclipse	In "Boards"
	In "Eclipse"	

This entry was posted in Building, Debugging, Embedded, gcc, Kinetis, Processor Expert, Thoughts, Tips & Tricks and tagged arm gcc, Assembly, global variables, gnu gcc, Processor Expert, software, Thoughts, Tips&Tricks by Erich Styger. Bookmark the permalink [https://mcuoneclipse.com/2014/01/26/entercritical-and-exitcritical-why-things-are-failing-badly/].



About Erich Styger

Embedded is my passion.... View all posts by Erich Styger →

48 THOUGHTS ON "ENTERCRITICAL() AND EXITCRITICAL(): WHY THINGS ARE FAILING BADLY"



From ARM Infocenter:

The DMB instruction should be used in Semaphore and Mutex operations.

Example 7 shows simple code for getting a lock. A DMB instruction is required after the lock is obtained.

F 1 7	<u>.</u>			
Example 7.	Simple	code for	getting	а юск

<pre>void get_lock(volatile int *Lock_Variable) {// Note:LDREXW andSTREXW are CMSIS functions int status = 0; do { while (LDREXW(&Lock_Variable) != 0); // Wait until // Lock_Variable is free status =STREXW(1, &Lock_Variable); // Try to set // Lock_Variable } while (status!=0); //retry until lock successfullyDMB(); // Do not start any other memory access // until memory barrier is completed return; }</pre>	
Similarly, code for releasing the lock should have a memory barrier at the beginning.	
Example 8 shows simple code for releasing a lock. A DMB instruction is required before the lock is released.	
Example 8. Simple code for releasing a lock	
<pre>void free_lock(volatile int *Lock_Variable) { // Note:LDREXW andSTREXW are CMSIS functions DMB(); // Ensure memory operations completed before // releasing lock Lock_Variable = 0; return; }</pre>	
Greetings	
★ Like	
Laartoor on April 12, 2014 at 13:28 said:	

on January 26, 2014 at 17:23 said:

You are generally right, critical sections should nest properly, which means simple CPSID/CPSIE are not enough.

In multi-threaded applications, especially when the critical section does not completely disables all interrupts, but leaves some high priority enabled, things might be even more complicated than you presented. There are several more requirements:

- priorities of all interrupt that trigger context changes or use synchronisation primitives must be chosen to ensure that they are disabled by the critical section

- the yield() function should not switch contexts when called from critical sections

This guarantee that critical sections are atomic for one thread.

In simple applications the safest way is to make critical sections disable all interrupts, which makes the first requirement easy to meet. However, in special applications, it might be needed to classify interrupts in groups (usually two groups are enough), one group with scheduler related interrupts (interrupts that are allowed to use system synchronisation primitives) and the second group with interrupts with higher priorities. In such cases there are two kinds of critical sections; entering a regular critical section will raise the priority to a defined value and entering the high priority critical section (sometimes also called Real Time) raises the priority to the limit. Exiting a critical section always restores the priority existing when the critical section was entered.

The simplest implementation of such critical sections uses local (stack allocated) locations to save the priority.

{
 // Enter critical section
 Mask_t mask = getPriorityMask();
 setPriorityMask(mask | CRITICAL_SECTION_MASK);

...

{

// Exit critical section
setPriorityMask(mask);
}

Since I'm a strong C++ promoter, including in embedded applications, I will exemplify how critical sections can be defined and used in C++, using a model inspired from the RAII (Resource Acquisition Is Initialisation) paradigm

// Sample usage. The block parenthesis are mandatory.

CriticalSection cs; // once this object is created, the critical section is automatically entered

// just before terminating the current block, the critical section is exited
}

where the class CriticalSection is defined like:

class CriticalSection { private:

Mask_t m_mask;

public: CriticalSection(); ~CriticalSection();

}

{

inline CriticalSection::CriticalSection()

m mask = getPriorityMask();



Pingback: CriticalSection Component | MCU on Eclipse



Regards

Andrea Collamati

★ Like



<pre>res = ERF_BUSY; break; / break for(;;) / } break; / In our tasks configuration there were two tasks with high priority that were blocking the task using the GL2C ReadBlock routine. So the timeout expited but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do (/' Wait until data is received '/ isTimeout = TMOUTI_LounterExpired(timeout); if (GL2C_BUSO_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if (GL2C_BUSO_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if (GL2C_BUSO_deviceData.dataReceivedFlg && isTimeout) { tres = ERF_BUSY; break; // break for(;) // } break; What do you think? ★ Like istofano stofano is solubidsory. thank you. Stefano M. ★ Like istefano; have a look here: http://www.ethernut.de/en/documents/am-inline-asm.html</pre>	<pre>internet (internet internet intere</pre>		if //aTimeout) (
<pre>bits = chn_bool; break; / break; / break; / break; // break for(::) // } break; // break book routine. So the timeout expliced but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do (// Wait until data is received '/ is Timeout = TMOUT[_CountErcExplicit(meout); if (IGI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { break; // break while('/ } } while (IGI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { break; // break while('/ } } while (Could guespectrometer for a star and breceivedFig && isTimeout) { res = ERR_BUSY; break; // break for(::) // } break; // break for(::) // break; // break for(:) // break; // break for(::) // break; // break</pre>	<pre>bit = chr_bool; break; break; characterize break lor(::) // } break; do {/* Wait unit data is received r/ isTimeout = TMOUT[_CounterExpired timeout); if (GIRC_BUSO_deviceData.dataReceivedFig && isTimeout) { break; /* break while() // } while (GIRC_BUSO_deviceData.dataReceivedFig && isTimeout) { break; /* break lor(::) // } break; /* break lor(::) // } break; while (JIRC_BUSO_deviceData.dataReceivedFig && isTimeout) { break; /* break lor(::) // } break; while (JIRC_BUSO_deviceData.dataReceivedFig && isTimeout) { break; /* break lor(::) // } break; break; break lor(::) // } break; what do you think? * Like information break lor(::) // for a sellied,:sory. tank you. station M. * tike information break lor(::) // isTimeout is for a transformation break lor(::) // have a look here: http://www.shlemut.de/en/documents/arm-inline-asm.html * tike</pre>		
<pre>preak; / preak lon(::) / } break; In our tasks configuration there were two tasks with high priority that were blocking the task using the GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do (/* Wait until data is received '/ isTimeout = TMOUT1_CounterExpired(timeout); if (GI2C_BUSO_deviceData.dataReceivedFlg): TMOUT1_LeaveCounter(timeout); if (GI2C_BUSO_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if (GI2C_BUSO_deviceData.dataReceivedFlg && isTimeout) { tres = ERR_BUSY; break; /* break for(::) / } break; /* break for(::) // } the could you explain what means these assembler instruction lines: 'STRB R0, %(output] \ :[output] =-m'(SR_reg)); ''''''''''''''''''''''''''''''''</pre>	<pre>preak; / break lon(::) // } break; In our tasks configuration there were two tasks with high priority that were blocking the task using the Gi2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do { /* Wait until data is received '/ isTimeout = TMOUTI_CounterExpired(timeout); if (Gi2C_BUSO_deviceData.dataReceivedFig && isTimeout) { break; /* break while() '/ } while (Gi2C_BUSO_deviceData.dataReceivedFig && isTimeout) { break; /* break while() '/ } break; /* break tor(:) '/ } break; '/ * Like </pre>		$\text{res} = \text{ERR}_{\text{DUST}}$
<pre>} break; In our tasks configuration there were two tasks with high priority that were blocking the task using the GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signalied. In my opinion the code should be changed in the following way do (/* Wait until data is received '/ isTimeout = TMOUT1_CounterExpired(timeout); if (GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { thereak; /* break while() '/ } while (IGI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { threak; /* break while() '/ } while (IGI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { threak; /* break tof(;) '/ } while (IGI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERP_BUSY; break; /* break tof(;) '/ } break; /* break tof(;) '/ } break; /* break tof(;) '/ } that do you think? * Like void do you think? * Like void do you explain what means these assembler instruction lines: "STRB R0, %(output]^\ :(Output]_=m" (SR_reg)); :: '00)A What is 'output': Tim ot so akilled sory. thank you. Stefano M. Like void bis is 'output': if is Stefano, if the structure is the stefand; His Stefano, harch 31, 2014 at 13:54 said; His Stefano, harch 31, 2014 at 13:54 said; His Stefano, have a look here: http://www.ethernut.do/en/documents/arm-inline-asm.html </pre>	<pre>} break; In nour tasks configuration there were two tasks with high priority that were blocking the task using the GUCC ReadBlock routine. So the timeout condition is signalled. In my opinion the code should be changed in the following way do {/* Wait unil data is received */ is Timeout = TMOUT]_CountEr&priord(imeout); if (GUCC_BUSO_deviceData.dataReceivedFlg && isTimeout) { break; /* Dreak while() */ } while (GUCC_BUSO_deviceData.dataReceivedFlg && isTimeout) { break; /* Dreak while() */ } while (GUCC_BUSO_deviceData.dataReceivedFlg && isTimeout) { res = FR_BUSY; break; /* break for(;;) */ } break; what do you think? * Like</pre>		break; /* break for(;;) */
break: In our tasks configuration there were two tasks with high priority that were blocking the task using the GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signaled. In my opinion the code should be changed in the following way do { /* Wait until data is received 1/ Is Timeout - TMOUT1_CounterExpired(timeout); If (GI3C_BUS0_deviceData.dataReceivedFig && isTimeout) { break; /* break while() 7/ } } while (GI2C_BUS0_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timeout); If (GI3C_BUS0_deviceData.dataReceivedFig && isTimeout) { tres = ERF_BUSY; break; /* break for(;;) 7/ } break; What do you think? * Like It is a form on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: 'STRB R0, %(output)* '[Output] =m' (SR_reg)); : TO'); What is 'output'. I'm not as skilledsory. thank you. Stefano M. * Like	<pre>break: In our tasks configuration there were two tasks with high priority that were blocking the task using the Ci2C ReadBlock routine. So the timeout expires but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do { /* Wait until data is received '/ isTimeout = TMOUT1_CounterExpired(timeout); if (Gi2C_BUSO_deviceData.dataReceivedFig && isTimeout) { treak; /* break while() /* } while (Gi2C_BUSO_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; /* break for(;) // } break; What do you think? * Like while (Spreak) = Spreak = Spreak) while (Spreak) = Spreak) = Spreak = Sp</pre>		}
<pre>In our tasks configuration there were two tasks with high priority that were blocking the task using the GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do { / Wait until data is received '/ stimeout = TMOUT1_CounterExpired(timeout); if (GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { break: / break while() // } while (GI2C_BUS0_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timeout); if (GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; // break for(;;) // } break; // break for(;) // } break; What do you think? * Like</pre>	<pre>In our tasks configuration there were two tasks with high priority that were blocking the task using the GI2C ReadBlock routine. So the timeout condition is signalled. In my opinion the code should be changed in the following way do { /* Wait until data is received '/ is Timeout = TMOUTI_CounterExpired(timeout); if (GI2C_BUSO_deviceData.dataReceivedFlg &&.isTimeout) { break; /* break while() / } while (GI2C_BUSO_deviceData.dataReceivedFlg &&.isTimeout) { res = EFR_BUSY; break; /* break for(;) // } break; /* break for(;) // break; /* break for(;) // } break; /* break for(;) // break; /* break; /* break; /* break; /* break; /* break; /* b</pre>		break;
<pre>In our tasks configuration there were two tasks with high priority that were blocking the task using the GREC ReadBlock routine. So the timeout condition is signalled. In my opinion the code should be changed in the tollowing way do { // Wait until data is received 1/ isTimeout - TMOUTT_CounterExpired(timeout); if (GREC_BUSO_deviceData.dataReceivedFlg && isTimeout) { break; // break while() // } } while (GREC_BUSO_deviceData.dataReceivedFlg && isTimeout) { break; // break while() // } } while (GREC_BUSO_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break; // break for(;;) // } break; // break for(;) // } break; // // break for(;) // } break; // // // break for(;) // } break; // // // // // // // // // // // // //</pre>	<pre>In our task configuration there were two tasks with high priority that were blocking the task using the GRC PreadBlock routine. So the timeout pay balance normedly as whith the current code only the timeout condition is signalled. In my opinion the code should be changed in the tollowing way do { / ^ Walt until data is received // isTimeout = TMOUT1_CounterExpired(timeout); if (GRC_BUSG_deviceData.dataReceivedFlg &&.isTimeout) { break: /* break while() // } while (GRC_BUSG_deviceData.dataReceivedFlg &&.isTimeout) { tres = ERR_BUSY; break: /* break tor(;) // } break: /* break tor(;) // } break tor(;) // } break: /* break tor(;) // } break tor(;) // } break tor(;) // break tor(;) // br</pre>		
GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do { /* Wait until data is received 1/ isTimeout = TMOUT1_CounterExpired(timeout); if (GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { break:/* break while() 7/ }) while (GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { tree= ERE_BUSY; tree= ERE_BUSY; break:/* break tor(;;) 7/ } break:/* break tor(;;) 7/ } break: What do you think? t Like It is formo on March 31, 2014 at 11:14 eaid: Hi, could you explain what means these assembler instruction lines: *STRB R0, %(output)^1 \ :(utput] =m* (SR_reg)():::::::::::::::::::::::::::::::::::	GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set. With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way do {/* Wait until data is received 1/ IsTimeout = TMOUT1_CounterExpired(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFig & isTimeout) { break: TMOUT1_LeaveCounter(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break: What do you think? ★ Like value to an March 31, 2014 at 11:14 said: the couplet of the couplet o		In our tasks configuration there were two tasks with high priority that were blocking the task using the
With the current code only the timeout condition is signalled. In my opinion the code should be changed in the following way d (/* Wait until data is received '/ is Timeout = TMOUT1_CounterExpired(timeout); if (GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { break; /* break while() '/ }) while (GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; /* break for(;;) '/ } break; /* break for(;;) '/ } break; /* break for(;;) '/ } tuke tuke	With the current code only the timeout condition is signaled. In my opinion the code should be changed in the following way do (/* Wait until data is received '/ isTimeout) = TMOUT1_CounterExpired(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { break: /* break while() '/ } while ((GI2C_BUS0_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break (',* break for(:) '/ } break; /* break for(:) '/ % break; /* break for(:) '/ preak; /* break for(:) '/ starter for the set assembler instruction lines: ''STRB H0, %(output)' '\) m of as skiledsory. thank you. Stefano M. the if the following for the set assembler instruction line-assm.html the break for the set of the set		GI2C ReadBlock routine. So the timeout expired but also the interrupt had been correctly set.
changed in the following way do { /* Wait until data is received */ isTimeout = TMOUT1_CounterExpired(limeout); if (IGI2C_BUS0_deviceData.dataReceivedFIg && isTimeout) { break; /* break while() */ }) while (IGI2C_BUS0_deviceData.dataReceivedFIg); TMOUT1_LeaveCounter(limeout); if (IGI2C_BUS0_deviceData.dataReceivedFIg && isTimeout) { res = ERR_BUSY; break; /* break for(;; */ } break; What do you think? ★ Like	changed in the following way do { /* Wait until data is received */ isTimeout = TMOUT1_CounterExpired(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { break; /* break.while() */ }) while ((GI2C_BUS0_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; /* break for(;;) */ } break; What do you think? ★ Like stefano March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: 'STRB Ro, %(output]' \ :[output] ==m' (SR_reg); :::707)A What is "output". Then ot so killedsory. thank you. Stefano M. ★ Like Fich Styper on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethemut.de/en/documents/ami-inline-asm.html ★ Like		With the current code only the timeout condition is signalled. In my opinion the code should be
do {/ Wait until data is received '/ is Timeout = TMOUT1_CounterExpired(timeout); if (GI2C_BUS0_deviceData.dataReceivedFlg && is Timeout) { break; /* break while() '/ }) while (GI2C_BUS0_deviceData.dataReceivedFlg && is Timeout) { res = ERR_BUSY; break; /* break for(:) // } break; /* break for(:) // } break; /* break for(:) // break; /* Like	do { * Wait until data is received * / sTimecut = TMOUT1_CounterExpired(timecut); if (IG12C_BUS0_deviceData.dataReceivedFig && isTimecut) { preak; / break while() */ } while (IG12C_BUS0_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timecut); if (IG12C_BUS0_deviceData.dataReceivedFig && isTimecut) { res = ERR_BUSY; break; / break tor(;) * / break; What do you think? ★ Like What do you think? * Like What is 'output'. I'm out as skilledsory. thraw you. Stefano M. ★ Like Eich Styper on March 31, 2014 at 11:14 said: Hi toutput*. I'm out as skilledsory. itmak you. Stefano M. t Like Eich Styper on March 31, 2014 at 11:54 said: Hi Stefano, Inve a lock here: http://www.ethemut.de/en/documents/arm-inline-asm.html		changed in the following way
do { /* Wait until data is received */ is Timeout = TMOUT1_CounterExpired(timeout); if (1612C_BUS0_deviceData.dataReceivedFlg && isTimeout) { break:/* break while() */ } } while (1G12C_BUS0_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if (1G12C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERB_USY; break:/* break for(;;) */ break; What do you think? ★ Like What we plain what means these assembler instruction lines: ``STBE R0.%(putput)' : foutput]*=m* (SR_reg)) :: '`DT0); What is 'output'. I'm not so skilledsory. thank you. Stefano M. ★ Like Fich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	do {/* Wait until data is received ?/ is Timeout = TMOUT1_CounterExpired(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { break; /* break while() ?/ } while (GI2C_BUS0_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break; /* break for(;) 7/ } break; What do you think? ★ Like tike What is 'output'. I'm not so skilledsorry. thank you. Stefano M. ★ Like Fich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		
<pre>isTimeout = TMOUT1_CounterExpired(timeout); if (IGI2C_BUS0_deviceData.dataReceivedFIg && isTimeout) { break: /* break while() '/ } while (IGI2C_BUS0_deviceData.dataReceivedFIg); TMOUT1_LeaveCounter(timeout); if (IGI2C_BUS0_deviceData.dataReceivedFIg && isTimeout) { res = ERR_BUSY; break: /* break for(;;) // } break; /* break for(;;) // # break; /* break for(;;) /* break; /* b</pre>	<pre>isTimeout = TMOUT1_CounterExpired(timeout); if (IGI2C_BUS0_deviceData_dataReceivedFIg && isTimeout) { break; // break while() // } } while (IGI2C_BUS0_deviceData_dataReceivedFIg); TMOUT1_LeaveCounter(timeout); if (IGI2C_BUS0_deviceData_dataReceivedFIg && isTimeout) { res = ERR_BUSY; break for(;) // break; // break for(;) // break; what do you think? ★ Like stefano on March 31, 2014 at 11:14 said: H, could you explain what means these assembler instruction lines: "STBR 00, %(output)^\ :[output] -m' (SR_reg)\ :: 107)\ What is 'output'. I'm not so skilled,sorry. thank you. Stefano M. t Like Eich Styger on March 31, 2014 at 13:54 said: H iStefano, have a look here: http://www.othernut.de/en/documents/amm-inline-asm.html ★ Like </pre>		do { /* Wait until data is received */
<pre>inforced reviewData.dataReceivedFig && isTimeout) { fr(1012C_BUSO_deviceData.dataReceivedFig && isTimeout) { break: /* break while() */ } } while (IG12C_BUSO_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timeout); if (IG12C_BUSO_deviceData.dataReceivedFig && isTimeout) { res = ER_BUSY; break: /* break for(:;) */ } break; What do you think? * Like veak: veak for the set of the s</pre>	<pre>if (Gi2C_BUS0_deviceData_dataReceivedFig && isTimeout) { treak; /* break while() */ } while ('Gi2C_BUS0_deviceData_dataReceivedFig); TMOUT1_LeaveCounter(timeout); if ('Gi2C_BUS0_deviceData_dataReceivedFig && isTimeout) { res = ERR_BUSY; break; /* break for(;) */ } break; /* break for(;) */ break; /* b</pre>		isTimeout – TMOLIT1, CounterExpired/timeout):
<pre>Int(Etz)=DS0_uevteData.dataReceivedFig); Dreak;/* break while() '/ } // // // // // // // // // // // //</pre>	<pre>Index_code_code_code_code_code_code_code_code</pre>		if $(G 2C, B SD, dovide Data data Baseived Ele SS in Timesut) ($
<pre>break:// break Write() '/ } While (IGI2C_BUS0_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if (IGI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break:// break for(:) '/ } break; What do you think? t Like</pre>	<pre>preak:/ break while() ' } while ((GI2C_BUS0_deviceData.dataReceivedFlg): TMOUT1_LeaveCounter(timeout): if ((GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY: break:// break for(:) ' } break: What do you think? t Like stefano on March 31, 2014 at 11:14 said: It, could you explain what means these assembler instruction lines: "STRB R0, %[output]"\ [output]==m" (SR_reg)\ " ''07)\ What is 'output'. I'm not so skilled,sory. thank you. Stefano M. t Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/ami-inline-asm.html ★ Like </pre>		ii (!GI2C_DOSU_deviceData.odtaneceiveurig && ISTIMeout) {
<pre>} } while (IGI2C_BUS0_deviceData.dataReceivedFig); TMOUT1_LeaveCounter(timeout); if (IGI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; // break for(;;) */ } break; What do you think? t Like stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]", i [output] "=m" (SR_reg)); :: "0"),\ What is 'output". 'I'm not so skilled,sorry; thank you. Stefano M. t Like Efficit Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	<pre>} while (IGI2C_BUS0_deviceData.dataReceivedFlg); TMOUT1_LeaveCounter(timeout); if (IGI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break; // break for(;;) // } break; What do you think? ★ Like</pre> stefano on March 31,2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: 'STRB R0, %{output}'\ (output) '=m" (SR_reg); :: 10"); What is 'output'. 'm not so skilled,sorry, thank you. Stefano M. ★ Like Eich Styger on March 31,2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		break; /* break while() */
<pre>} while (IGR2C_BUS0_deviceData.dataReceivedFig): TMOUT1_LeaveCounter(timeout); if (IGI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; /* break for(;;) // } break; What do you think? ★ Like for an unch 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STBR 80, %[output]^\ : [output] =m* (SR_reg)\ :: "70"),\ What is "output". I'm not so skilledsory. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	<pre>} while ((d)2C_BUS0_deviceData.dataReceivedFlg): TMOUT1_LeaveCounter(timeout); if ((d)2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break; What do you think? ★ Like</pre>		}
TMOUT1_LeaveCounter(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break; '/ break for(;;) '/ } break; What do you think? ★ Like	TMOUT1_LeaveCounter(timeout); if (C12C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; What do you think? ★ Like Xisteriano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: *STBB R0, %(output)*\ [output]*=m" (SR_reg)\ :: "0"O); What is "output". I'm not so skilledsorry. thak you. Stefano M. ★ Like Fich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		} while (!GI2C_BUS0_deviceData.dataReceivedFlg);
TMOUT1_LeaveCounter(timeout): if (fGI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERP_BUSY; break; What do you think? ★ Like	IMOUT1_LeaveCounter(timeout); if ((GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) { res = ERR_BUSY; break; "break for(;;) '/ break; What do you think? ★ Like Stefano on March 31, 2014 at 11:14 said: HI, could you explain what means these assembler instruction lines: "STBR R0, %(output)" \ : (output) "=m" (SR_reg)\ :: "10")A What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		
if (IGI2C_BUS0_deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; What do you think? ★ Like	if ((GI2C, BUSO, deviceData.dataReceivedFig && isTimeout) { res = ERR_BUSY; break; /* break for(;;) // } break; What do you think? ★ Like		TMOUT1_LeaveCounter(timeout);
res = ERR_BUSY; break; '' break for(:;) '/ } break; What do you think? ★ Like	res = ERR_BUSY; break; " break for(;;) '/ } break; What do you think? ★ Like		if (!GI2C_BUS0_deviceData.dataReceivedFlg && isTimeout) {
break; /* break for(:;) */ } break; What do you think? ★ Like	break; /* break for(;;) */ } break; What do you think? ★ Like		res = ERR_BUSY;
<pre>} break; What do you think? ★ Like tike Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STBR B0, %[output]"\ [output]"=m" (SR_reg)\ : "r0")\ What is "output". "m not so skilled,sory. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	<pre>} break; What do you think? ★ Like</pre> # Like What do you think? # Like		break; /* break for(;;) */
istefano m March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "o")\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Iim Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	break; What do you think? ★ Like		}
What do you think? ★ Like What do you think? ★ Like Fit could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ :[output] "=m" (SR_reg)\ :: "0")\ What is "output". I'm not so skilled,sory. thank you. Stefano M. ★ Like Fich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	What do you think? ★ Like What do you think? ★ Like What of the second s		, break:
What do you think? ★ Like	What do you think? ★ Like Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %(output)" \ : [output] "=m" (SR_reg)) :: "70"), What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		,
<pre>kind of you kinkt:</pre>	<pre>k Like t Like t Like t Like t Like t Like t</pre>		What do you think?
<pre>k Like stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %(output)"\ :[output] "=m" (SR_reg)\ :: "r0");\ What is "output". 'I'm not so skilled,sorry. thank you. Stefano M. * Like K Like Fich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	★ Like Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STBB R0, %{output}" \ [output] "=m" (SR_reg)\ :: "r0"),\ What is "output". I'm not so skilled,sory. thank you. Stefano M. t Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html t Like		
Image: Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like I is the struct on the struct of the struct on the	Image: Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %{output]"\ : [output] "=m" (SR_reg)\ :: "r0"); What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like If Stefano, narch 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		
Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "r0"),\ What is "output". I'm not so skilled,sory. thank you. Stefano M. ★ Like I iso Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Stefano on March 31, 2014 at 11:14 said: Hi, could you explain what means these assembler instruction lines: "STRB R0, %{output]" \ : [output] "=m" (SR_reg)\ :: "r0")\ I (output] "=m" (SR_reg)\ :: "r0")\ What is "output". I'm not so skilled,sory. thank you. Stefano M. ★ Like Imarch 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		A LIKE
With the second state of the secon	<pre>ketano on March 31, 2014 at 11:14 said: H, could you explain what means these assembler instruction lines: "STRB R0, %[output]"\ :[output] "=m" (SR_reg)\ :["r0"); What is "output". I'm not so skilledsory. thank you. Stefano M. * Like Find Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html * Like </pre>		
Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	 Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like 		stefano on March 31, 2014 at 11:14 said:
Hi, could you explain what means these assembler instruction lines: "STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Hi, could you explain what means these assembler instruction lines: "STRB R0, %{output]" \ : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		
*STRB R0, %[output]" \ : [output] "=m" (SR_reg) \ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	"STRB R0, %[output]" \ : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sory. thank you. Stefano M. ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	Hi co	nuld you explain what means these assembler instruction lines:
<pre>cinup no, /spoupar, (:[output] "=m" (SR_reg)) :: "ro");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	<pre>control field, depuid if i : [output] "=m" (SR_reg)\ :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like</pre>	"STR	B R0 %[output]"\
<pre>. [buput] = In (bit_leg): :: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	<pre>. [bubbi] = In (billieg)(:: "r0");\ What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like</pre>	· [out	Duit] "
What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	. [Uut	
What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	What is "output". I'm not so skilled,sorry. thank you. Stefano M. ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	10),\ /
<pre>vina is ouput . 'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	<pre>vina is ouput . 'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like</pre>	\A/L - ·	io "outout"
<pre>tm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html</pre>	I'm not so skilled,sorry. thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	vvnat	
thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	thank you. Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	I'm n	DI SO SKIIIEQ,SOTTY.
Stefano M. Like	Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	thank	. you.
Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Stefano M. ★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		
★ Like Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like	Stefa	no M.
 ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html 	 ★ Like Frich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like 		
Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	★ Lil	(e
Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html		
Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Erich Styger on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html		
 on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html 	on March 31, 2014 at 13:54 said: Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html ★ Like		Erich Styger
Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html		on March 31, 2014 at 13:54 said:
Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	Hi Stefano, have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html		
have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	have a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html	H	li Stefano,
	★ Like	h	
	★ Like		ave a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html
★ Like			ave a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html
		,	ave a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html
		,	ave a look here: http://www.ethernut.de/en/documents/arm-inline-asm.html

stefano on April 3, 2014 at 09:57 said:
Pardon for my ignorance, but I can't visualize the problem in the "real world". If my ISR gets the control means the interrupts were enabled, so at the end of my ISR I must enable "global" interrupt,because we are talking about "global interrupt", is'n it? If is part of the main to disable and to enable global interrupts to protect part of the code, what is the problem? specific interrupts are enabled or disabled individually. I know I'm neglecting something,but what?
Thank you, Erich
★ Like
Erich Styger on April 3, 2014 at 11:06 said: Hi Stefano, the issue is that there can be a race condition: that global variable to count the critial section in the original im- plementation is not reentrant and not properly protected. It is a very common problem if things are not care- fully done. The bad thing is that it only happens under certain circumstances and with special timing. Murphy
★ Like
Pingback: Processor Expert (Driver Suite/Plugins/KDS) V10.4 with new Component Inspector MCU on Eclipse
Pingback: Processor Expert Events MCU on Eclipse
Pingback: NVIC: Disabling Interrupts on ARM Cortex-M and the Need for a Memory Barrier Instruction MCU on Eclipse
Dorian on May 30, 2016 at 11:08 said:
Hello Erich
#define CpuCriticalVar() uint8_t cpuSR
#define CpuEnterCritical() \ do { \
asm (\ "MRS R0, PRIMASK\n\t" \ "CPSID I\n\t" \
"STRB R0, %[output]" \
Imagine the following scenario: EnterCritical() gets interrupted after storing PRIMASK into R0, then the ISR modifies R0 and exits (nothing prevents R0 from beeing modified, or am i wrong?), then EnterCritical() continues with disabling Interrupts and storing R0 (now with a wrong value) into cpuSR.
Could this scenario not disable all my interrupts and stop my program from working correctly?
PS: assuming this code is implemented in the current version of PE. If not, i'm still interested in the theoretical behaviour.
Best regards, Dorian

★ Like
Erich Styger on May 30, 2016 at 15:05 said:
Hi Dorian, the ISR has to save/restore the registers modified inside the ISR, and the hardware will push/pop some of the registers anyway. So there is no issue if there is an interrupt just after the MSR instruction. Erich
★ Like
Dorian on May 30, 2016 at 16:19 said:
ok, i understand. Thank you very much for the explanation. Dorian
★ Like
edogaldo on July 22, 2016 at 00:50 said: Hello Erich, I see you still reply so a question: I don't understand the need to manage SR_lock in EnterCritical() and Exit Critical().
Wouldn't it be enough to define them like this?
volatile uint8_t SR_reg; /* Current value of the FAULTMASK register */
/* Save status register and disable interrupts */ #define EnterCritical() \
do {\
/*lint -save -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */\
"MRS R0. PRIMASK\n\t" \
"CPSID i\n\t" \
"STRB R0, %[output]" \
: [output] "=m" (SR_reg)\
:: "r0");\ /*lint -restore Enable MISBA rule (2.1.1.1) checking .*/
<pre>while(0)</pre>
/* Restore status register */
do {\
/*lint -save -e586 -e950 Disable MISRA rule (2.1,1.1) checking. *∖
asm (\
"ldrb r0, %[input]\n\"\
"msr primask,ru;\n\t" \ "finnut! "m" (SR_reg) \
.[mpou] m (or_reg) (: "r0"); \
/*lint -restore Enable MISRA rule (2.1,1.1) checking. */
} while(0)
Thanks and bye, E.



edogaldo on July 22, 2016 at 13:05 said: Also, why not pushing PRIMASK in the stack instead of writing it into a variable?! Something like: enter: mrs r0, PRIMASK; cpsid i; push {r0} exit: pop {r0}; msr primask, r0 also this is nice: static __inline__ uint8_t __iCliRetVal(void) { asm volatile("cpsid i"); return 1; } static __inline__ void __iRestore(const uint32_t *__s) { __set_PRIMASK(*__s); __asm__ volatile ("" ::: "memory"); } #define ATOMIC_BLOCK() for (uint32_t PRIMASK_save \ __attribute__((__cleanup__(__iRestore))) = __get_PRIMASK(), __ToDo = __iCliRetVal(); \ ___ToDo ; ___ToDo = 0) usage: ATOMIC BLOCK() { instruction 1: instruction n; } (inspired by AVR's util/atomic.h). ★ Like Liviu Ionescu (ilg) on July 22, 2016 at 13:20 said: > why not pushing PRIMASK in the stack some time ago I also considered a similar solution, but I abandoned it after I encountered compilers that do not cope very well with assembly push/pop in the middle of regular C code. although it looks more tedious, the safest and most portable solution to implement critical sections is with explicit save/restore: { uint32_t ics = critical_section_enter(); // ... critical_section_exit(ics); } in C++, with the RIAA pattern to encapsulate the enter/exit in constructor/destructor, the use case is:



	Liviu Ionescu (ilg) on July 23, 2016 at 17:26 said:
	> projects which have to be maintained and be alive for 20 years.
	I understand maintaining old projects for 20 years.
	I don't understand using '89 technology in 2016 (2016-1989=27) for new projects that need to be main- tained 20 more years.
	★ Like
	Erich Styger on July 23, 2016 at 17:30 said:
	Because that compiler for that architecture was created before 1999 (C99). That project has been de- ployed to the field in 1998-2004. You would be surprised to see how many electronics around you are built with this technology.
	★ Like
	Liviu lonescu (ilg) on July 22, 2016 at 14:59 said:
	> using macros I can nide the machine dependent stuff nicely
	> C++ is not a option on small microcontroller targets
	I just completed the implementation of the third edition of a C++ RTOS. to quote you, "used wisely", there is no overhead, so, on a given set of resources, what you can do in C, you can also do it in C++, just much better structured.
	★ Like
	Frich Styger on July 22, 2016 at 15:01 said:
	inlined functions does not exist in C89, and many of my older designs have compilers which support C89 only.
	Additionally, these designs only support EC++, so again C++ is not an option.
	Juan A Luna
	on January 3, 2017 at 09:47 said:
Hi	Erich,

does this article applies also to HCS08 mcu? I have created a test project for MC9S08PT16 (I am using CW10.7) and the code generated by PE EnterCritical/ExitCritical default macros is the same than the generated by your component CS1 with PE "Use PE Default" set to "No"
And thanks you for your always interesting articles!
Regards, Juan
★ Like
 Frich Styger on January 3, 2017 at 10:40 said: Hi Juan, this article only applies to ARM Cortex-M, not the other cores. That's why (for compatibility reasons) the com- ponent is using the normal Processor Expert Enter/ExitCritical() functions. The latest Processor Expert drop has fixed the problem discussed in the article, but with a slightly different ap- proach, so you can use one or the other. Thanks, Erich
★ Like

Greg on February 22, 2017 at 15:56 said: Erich
Is it possible to use those macros with Cortex-M0 (without "plus)? I have tried check and seems it is the same interrupt model but I am looking confirmation.
Regards /Greg
★ Like
Frich Styger on February 22, 2017 at 17:08 said: Hi Greg, yes, the M0 and M0+ are very similar (I think only some better low power and some internal pipeline changes), so the same macros apply. Erich ★ Like
Greg on February 23, 2017 at 07:56 said: many thanks ★ Like
Vilmaz KıRCICEK on November 6, 2017 at 08:45 said:
Hi All,
We are using 10.4 version of PE and problem related with Critical Sections are still on the stage. In some rare case, we observe that main loop is still running but no any interrupt is serving, debugged the SR_reg and SR_lock and values were corrupted. (ie arbitrary values) What is weird; SR_reg is holding the shadow of the PRIMASK and it can only be '0' or '1' but was NOT !
One of the interrupt source is EXT and if I increase the ext. interrupt trigger signal frequency, fail rate increases dramatically. (0 to 2 KHz)
Now we are digging in to detail but could not find the root cause yet and just want to share if there was any one experiencing the same problem. I will be here again at the end to give a feedback.
Regards.
★ Like
Erich Styger on November 6, 2017 at 09:48 said: Hi Yilmaz,

that memory area? I suggest you double the stack size to eliminate that possibility. Keep in mind that on the M4 the MSP is used for interrupts.
I hope this helps,
Erich
★ Like
Yilmaz KIRCICEK on November 6, 2017 at 10:23 said: Hi Mr Styger,
We have not implement safety class functions (ie stack test) yet but I have kept your suggestion and its seem OK for 10 minutes. We need to obserbe a few couples of day. Thanks for your suggestion and time.
Best Regards.
★ Like